An integrated digital CMOS time-to-digital converter with 92 ps LSB

An integrated digital CMOS time-to-digital converter with 92 ps LSB width and 50 ps single shot resolution has been designed. The measurement is based on a counter and a novel two step parallel interpolation that uses only 32 delay elements to provide 128 LSBs in the interpolator. The current consum...

Full description

Saved in:
Bibliographic Details
Main Authors: Mantyniemi, A., Rahkonen, T., Kostamovaara, J.
Format: Conference Proceeding
Language:English
Subjects:
Capacitance
Clocks
Delay lines
Linearity
MOSFETs
Semiconductor device measurement
Synchronization
Temperature dependence
Time measurement
Timing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:An integrated digital CMOS time-to-digital converter with 92 ps LSB width and 50 ps single shot resolution has been designed. The measurement is based on a counter and a novel two step parallel interpolation that uses only 32 delay elements to provide 128 LSBs in the interpolator. The current consumption of the circuit is
DOI:10.1109/MWSCAS.1998.759464