High speed PLL frequency synthesizer with synchronous frequency sweep

A technique for achieving high switching speed of the phase locked loop circuits is introduced and analyzed. This technique is based on using a pretuned signal that helps the PLL to reach the steady state condition in a relatively short time. This signal is temporally superimposed on the loop filter...

Full description

Saved in:
Bibliographic Details
Main Author: El-Ela, M.A.
Format: Conference Proceeding
Language:English
Subjects:
Circuits
Communication switching
Filters
Frequency conversion
Frequency synthesizers
Phase locked loops
Stability
Steady-state
Voltage
Voltage-controlled oscillators
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A technique for achieving high switching speed of the phase locked loop circuits is introduced and analyzed. This technique is based on using a pretuned signal that helps the PLL to reach the steady state condition in a relatively short time. This signal is temporally superimposed on the loop filter output to tune the voltage controlled oscillator of the loop. The system mathematical model was derived and proved effective in increasing the system stability and decreasing the settling time. Computer simulation and experimental results confirm the theoretical analysis.
DOI:10.1109/NRSC.1999.760886