Improved method for the oxide thickness extraction in MOS structures with ultra-thin gate dielectrics

An improved method for the assessment of the oxide thickness applicable to advanced CMOS technologies is proposed. To this end, a proper combination of Maserjian's technique (Maserjian et al., Solid State Electron. vol. 17, pp. 335-9, 1974) and of Vincent's method (Vincent et al., Proc. IE...

Full description

Saved in:
Bibliographic Details
Main Authors: Ghibaudo, G., Bruyere, S., Devoivre, T., DeSalvo, B., Vincent, E.
Format: Conference Proceeding
Language:English
Subjects:
Capacitance measurement
CMOS technology
Data mining
Dielectrics
Extrapolation
Linear predictive coding
Microelectronics
Statistical distributions
Statistics
Voltage measurement
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:An improved method for the assessment of the oxide thickness applicable to advanced CMOS technologies is proposed. To this end, a proper combination of Maserjian's technique (Maserjian et al., Solid State Electron. vol. 17, pp. 335-9, 1974) and of Vincent's method (Vincent et al., Proc. IEEE Microelectronic Test Structures vol. 10, pp. 105-10, 1997) is used to alleviate the unknown parameter inherent to both extraction procedures and which depends on the employed carrier statistics. The new method has been successfully applied to various technologies with gate oxide thickness ranging from 7 nm down to 1.8 nm.
DOI:10.1109/ICMTS.1999.766226