Functional yield enhancement and statistical design of a low power transconductor

The functional yield is becoming increasingly critical in VLSI design. As feature sizes move into the deep submicron ranges and power supply voltages are reduced, the effect of both device mismatch and inter-die process variations on the performance and reliability of analog integrated circuits is m...

Full description

Saved in:
Bibliographic Details
Main Authors: Tarim, T.B., Ismail, M.
Format: Book Chapter
Language:English
Subjects:
Analog integrated circuits
Circuit simulation
Integrated circuit reliability
Integrated circuit yield
Power supplies
Response surface methodology
Robustness
Transconductors
Very large scale integration
Voltage
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The functional yield is becoming increasingly critical in VLSI design. As feature sizes move into the deep submicron ranges and power supply voltages are reduced, the effect of both device mismatch and inter-die process variations on the performance and reliability of analog integrated circuits is magnified. The statistical MOS (SMOS) model accounts for both inter-die and intra-die variations. A new transconductor, statistically robust with good yield is discussed in this paper. The circuit operates in the saturation region with fully balanced input signals. Initial circuit simulation results have been given. Response Surface Methodology (RSM) and Design of Experiment (DOE) techniques were used as statistical VLSI design tools combined with the SMOS model. Device size optimization and yield enhancement have been demonstrated.
DOI:10.1109/ISCAS.1999.780757