Loading…

1W < 0.9dB IL DC-20GHz T/R switch design with 45nm SOI process

In this paper, we discuss a DC-20GHz single-pole double-throw (SPDT) transmit/receive switch (T/R switch) design in 45nm SOI process. This circuit is dedicated to fully integrated CMOS RF front end modules for X/Ku band satellite communication applications. The switch exhibits a measured insertion l...

Full description

Saved in:
Bibliographic Details
Main Authors: Chaojiang Li, Freeman, Greg, Boenke, Myra, Cahoon, Ned, Kodak, Umut, Rebeiz, Gabriel
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 59
container_issue
container_start_page 57
container_title
container_volume
creator Chaojiang Li
Freeman, Greg
Boenke, Myra
Cahoon, Ned
Kodak, Umut
Rebeiz, Gabriel
description In this paper, we discuss a DC-20GHz single-pole double-throw (SPDT) transmit/receive switch (T/R switch) design in 45nm SOI process. This circuit is dedicated to fully integrated CMOS RF front end modules for X/Ku band satellite communication applications. The switch exhibits a measured insertion loss of 0.59dB, return loss of 23dB, and isolation of 17dB at 14GHz. The input 1dB compression point is 31.5dBm, and one-tone IIP3 is 63.8dBm. This state of the art performance is comparable or even better than existing commercial GaAs SPDT in this frequency range. The core area is only 90um × 100um, which is very helpful for low cost large element phase array designs.
doi_str_mv 10.1109/SIRF.2017.7874370
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_7874370</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7874370</ieee_id><sourcerecordid>7874370</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-c9dee76206be721dcb75aff8fc4b1be7c1ab2c2630ff658473e684dd02e154e93</originalsourceid><addsrcrecordid>eNotj81Kw0AURkdBsNY-gLiZF0h65y93BkTQaNtAoNAGXJZk5o6N2FoyBdGnt2BXh3MWH3yM3QnIhQA3XVerWS5BYI4WtUK4YBOHVhhwYOTJL9lIatSZw0Jcs5uUPgA0grIj9ije-AOH3IVnXtX8pcwkzBe_vJmuePruj37LA6X-fc9PsuXa7Hd8vaz4YfjylNItu4rtZ6LJmWPWzF6bcpHVy3lVPtVZ7-CYeReIsJBQdIRSBN-haWO00etOnJIXbSe9LBTEWBirUVFhdQggSRhNTo3Z_f9sT0Sbw9Dv2uFnc36r_gA4NUT7</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>1W &lt; 0.9dB IL DC-20GHz T/R switch design with 45nm SOI process</title><source>IEEE Xplore All Conference Series</source><creator>Chaojiang Li ; Freeman, Greg ; Boenke, Myra ; Cahoon, Ned ; Kodak, Umut ; Rebeiz, Gabriel</creator><creatorcontrib>Chaojiang Li ; Freeman, Greg ; Boenke, Myra ; Cahoon, Ned ; Kodak, Umut ; Rebeiz, Gabriel</creatorcontrib><description>In this paper, we discuss a DC-20GHz single-pole double-throw (SPDT) transmit/receive switch (T/R switch) design in 45nm SOI process. This circuit is dedicated to fully integrated CMOS RF front end modules for X/Ku band satellite communication applications. The switch exhibits a measured insertion loss of 0.59dB, return loss of 23dB, and isolation of 17dB at 14GHz. The input 1dB compression point is 31.5dBm, and one-tone IIP3 is 63.8dBm. This state of the art performance is comparable or even better than existing commercial GaAs SPDT in this frequency range. The core area is only 90um × 100um, which is very helpful for low cost large element phase array designs.</description><identifier>EISSN: 2474-9761</identifier><identifier>EISBN: 9781509052370</identifier><identifier>EISBN: 1509052372</identifier><identifier>DOI: 10.1109/SIRF.2017.7874370</identifier><language>eng</language><publisher>IEEE</publisher><subject>Couplings ; Field effect transistors ; Insertion loss ; Ku Band ; Loss measurement ; Parasitic capacitance ; Semiconductor device measurement ; SOI ; SPDT ; Switch ; Switches ; X band</subject><ispartof>2017 IEEE 17th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2017, p.57-59</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7874370$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27924,54554,54931</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7874370$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chaojiang Li</creatorcontrib><creatorcontrib>Freeman, Greg</creatorcontrib><creatorcontrib>Boenke, Myra</creatorcontrib><creatorcontrib>Cahoon, Ned</creatorcontrib><creatorcontrib>Kodak, Umut</creatorcontrib><creatorcontrib>Rebeiz, Gabriel</creatorcontrib><title>1W &lt; 0.9dB IL DC-20GHz T/R switch design with 45nm SOI process</title><title>2017 IEEE 17th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)</title><addtitle>SIRF</addtitle><description>In this paper, we discuss a DC-20GHz single-pole double-throw (SPDT) transmit/receive switch (T/R switch) design in 45nm SOI process. This circuit is dedicated to fully integrated CMOS RF front end modules for X/Ku band satellite communication applications. The switch exhibits a measured insertion loss of 0.59dB, return loss of 23dB, and isolation of 17dB at 14GHz. The input 1dB compression point is 31.5dBm, and one-tone IIP3 is 63.8dBm. This state of the art performance is comparable or even better than existing commercial GaAs SPDT in this frequency range. The core area is only 90um × 100um, which is very helpful for low cost large element phase array designs.</description><subject>Couplings</subject><subject>Field effect transistors</subject><subject>Insertion loss</subject><subject>Ku Band</subject><subject>Loss measurement</subject><subject>Parasitic capacitance</subject><subject>Semiconductor device measurement</subject><subject>SOI</subject><subject>SPDT</subject><subject>Switch</subject><subject>Switches</subject><subject>X band</subject><issn>2474-9761</issn><isbn>9781509052370</isbn><isbn>1509052372</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2017</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotj81Kw0AURkdBsNY-gLiZF0h65y93BkTQaNtAoNAGXJZk5o6N2FoyBdGnt2BXh3MWH3yM3QnIhQA3XVerWS5BYI4WtUK4YBOHVhhwYOTJL9lIatSZw0Jcs5uUPgA0grIj9ije-AOH3IVnXtX8pcwkzBe_vJmuePruj37LA6X-fc9PsuXa7Hd8vaz4YfjylNItu4rtZ6LJmWPWzF6bcpHVy3lVPtVZ7-CYeReIsJBQdIRSBN-haWO00etOnJIXbSe9LBTEWBirUVFhdQggSRhNTo3Z_f9sT0Sbw9Dv2uFnc36r_gA4NUT7</recordid><startdate>201701</startdate><enddate>201701</enddate><creator>Chaojiang Li</creator><creator>Freeman, Greg</creator><creator>Boenke, Myra</creator><creator>Cahoon, Ned</creator><creator>Kodak, Umut</creator><creator>Rebeiz, Gabriel</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201701</creationdate><title>1W &lt; 0.9dB IL DC-20GHz T/R switch design with 45nm SOI process</title><author>Chaojiang Li ; Freeman, Greg ; Boenke, Myra ; Cahoon, Ned ; Kodak, Umut ; Rebeiz, Gabriel</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-c9dee76206be721dcb75aff8fc4b1be7c1ab2c2630ff658473e684dd02e154e93</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2017</creationdate><topic>Couplings</topic><topic>Field effect transistors</topic><topic>Insertion loss</topic><topic>Ku Band</topic><topic>Loss measurement</topic><topic>Parasitic capacitance</topic><topic>Semiconductor device measurement</topic><topic>SOI</topic><topic>SPDT</topic><topic>Switch</topic><topic>Switches</topic><topic>X band</topic><toplevel>online_resources</toplevel><creatorcontrib>Chaojiang Li</creatorcontrib><creatorcontrib>Freeman, Greg</creatorcontrib><creatorcontrib>Boenke, Myra</creatorcontrib><creatorcontrib>Cahoon, Ned</creatorcontrib><creatorcontrib>Kodak, Umut</creatorcontrib><creatorcontrib>Rebeiz, Gabriel</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chaojiang Li</au><au>Freeman, Greg</au><au>Boenke, Myra</au><au>Cahoon, Ned</au><au>Kodak, Umut</au><au>Rebeiz, Gabriel</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>1W &lt; 0.9dB IL DC-20GHz T/R switch design with 45nm SOI process</atitle><btitle>2017 IEEE 17th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)</btitle><stitle>SIRF</stitle><date>2017-01</date><risdate>2017</risdate><spage>57</spage><epage>59</epage><pages>57-59</pages><eissn>2474-9761</eissn><eisbn>9781509052370</eisbn><eisbn>1509052372</eisbn><abstract>In this paper, we discuss a DC-20GHz single-pole double-throw (SPDT) transmit/receive switch (T/R switch) design in 45nm SOI process. This circuit is dedicated to fully integrated CMOS RF front end modules for X/Ku band satellite communication applications. The switch exhibits a measured insertion loss of 0.59dB, return loss of 23dB, and isolation of 17dB at 14GHz. The input 1dB compression point is 31.5dBm, and one-tone IIP3 is 63.8dBm. This state of the art performance is comparable or even better than existing commercial GaAs SPDT in this frequency range. The core area is only 90um × 100um, which is very helpful for low cost large element phase array designs.</abstract><pub>IEEE</pub><doi>10.1109/SIRF.2017.7874370</doi><tpages>3</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 2474-9761
ispartof 2017 IEEE 17th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2017, p.57-59
issn 2474-9761
language eng
recordid cdi_ieee_primary_7874370
source IEEE Xplore All Conference Series
subjects Couplings
Field effect transistors
Insertion loss
Ku Band
Loss measurement
Parasitic capacitance
Semiconductor device measurement
SOI
SPDT
Switch
Switches
X band
title 1W < 0.9dB IL DC-20GHz T/R switch design with 45nm SOI process
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T09%3A59%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=1W%20%3C%200.9dB%20IL%20DC-20GHz%20T/R%20switch%20design%20with%2045nm%20SOI%20process&rft.btitle=2017%20IEEE%2017th%20Topical%20Meeting%20on%20Silicon%20Monolithic%20Integrated%20Circuits%20in%20RF%20Systems%20(SiRF)&rft.au=Chaojiang%20Li&rft.date=2017-01&rft.spage=57&rft.epage=59&rft.pages=57-59&rft.eissn=2474-9761&rft_id=info:doi/10.1109/SIRF.2017.7874370&rft.eisbn=9781509052370&rft.eisbn_list=1509052372&rft_dat=%3Cieee_CHZPO%3E7874370%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-c9dee76206be721dcb75aff8fc4b1be7c1ab2c2630ff658473e684dd02e154e93%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=7874370&rfr_iscdi=true