A Clock Retiming Circuit for Repeaterless Low Swing On-Chip Interconnects

Repeaterless low swing interconnects have been proposed for enhancing the performance of long on-chip interconnects. Synchronization of these high speed, low swing interconnects is important for proper operation. This paper discusses a clock synchronizing circuit for low swing interconnects. The cir...

Full description

Saved in:
Bibliographic Details
Main Authors: Kadayinti, Naveen, Baghini, Maryam Shojaei, Sharma, Dinesh K.
Format: Conference Proceeding
Language:English
Subjects:
clock data recovery
Clocks
Current mode interconnects
Delays
Integrated circuit interconnections
Low swing inter-connect
Mesochronous synchronizers
Receivers
repeater insertion
Synchronization
Tuning
Voltage control
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Repeaterless low swing interconnects have been proposed for enhancing the performance of long on-chip interconnects. Synchronization of these high speed, low swing interconnects is important for proper operation. This paper discusses a clock synchronizing circuit for low swing interconnects. The circuit uses a combination of a delay locked loop (DLL), that generates multiple phases of the clock, and an analog voltage controlled delay line (VCDL). The circuit picks one of the phases of the DLL and tries to achieve lock by delaying this clock using the VCDL. If the VCDL range is not sufficient to achieve lock, a coarse correction is automatically triggered by the circuit, which is realized by picking the next adjacent phase of the DLL. Using the multiple clock phases inherently available in the system, a low latency clock domain transfer from the sampling clock domain to the receiver clock domain is achieved. The proposed synchronizer has been designed and fabricated in UMC 130 nm CMOS technology. The circuit consumes 1.4 mW from a 1.2 V supply at a data rate of 1.3 Gbps.
ISSN:2380-6923
DOI:10.1109/VLSID.2017.12