Loading…

MTPM ramped programming optimization methodology

Ramped programming optimization is investigated in order to limit the risk of gate oxide breakdown (BD) during the programming of a Multi-Time Programmable Memory. Optimization of the programming ramp rate has been proven to be beneficial at both device level and array level. This allows for inline...

Full description

Saved in:
Bibliographic Details
Main Authors: Randriamihaja, Y. Mamy, McMahon, W., Kerber, A., Chbili, Z., Parameshwaran, B., Kirihata, T., Cestero, A., Robson, N., Moy, D., Katz, R., Anand, D., Pape, J., Iyer, S. S.
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page PM-4.4
container_issue
container_start_page PM-4.1
container_title
container_volume
creator Randriamihaja, Y. Mamy
McMahon, W.
Kerber, A.
Chbili, Z.
Parameshwaran, B.
Kirihata, T.
Cestero, A.
Robson, N.
Moy, D.
Katz, R.
Anand, D.
Pape, J.
Iyer, S. S.
description Ramped programming optimization is investigated in order to limit the risk of gate oxide breakdown (BD) during the programming of a Multi-Time Programmable Memory. Optimization of the programming ramp rate has been proven to be beneficial at both device level and array level. This allows for inline monitoring of programmability and BD-risk reduction as a function of process changes.
doi_str_mv 10.1109/IRPS.2017.7936386
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_7936386</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7936386</ieee_id><sourcerecordid>7936386</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-5986e9812aef6a7bdf893ffe17d4518b9b85076ae83cc5d32dc906143114b7663</originalsourceid><addsrcrecordid>eNotj81Kw0AUhUdBsNY-gLjJCyTem_lfSvGn0GLRui6TzJ040nRCkk19egPt6pzFx-E7jD0gFIhgn1af26-iBNSFtlxxo67YwmqDEiwoJVBcsxlabnI0Fm_Z3TD8ApQwgTMGm912k_Wu7chnXZ-aqbbx2GSpG2Mb_9wY0zFrafxJPh1Sc7pnN8EdBlpccs6-X192y_d8_fG2Wj6v84hajrm0RpE1WDoKyunKB2N5CITaC4mmspWRoJUjw-tael76epJFwRFFpZXic_Z43o1EtO_62Lr-tL8c5P8EV0P-</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>MTPM ramped programming optimization methodology</title><source>IEEE Xplore All Conference Series</source><creator>Randriamihaja, Y. Mamy ; McMahon, W. ; Kerber, A. ; Chbili, Z. ; Parameshwaran, B. ; Kirihata, T. ; Cestero, A. ; Robson, N. ; Moy, D. ; Katz, R. ; Anand, D. ; Pape, J. ; Iyer, S. S.</creator><creatorcontrib>Randriamihaja, Y. Mamy ; McMahon, W. ; Kerber, A. ; Chbili, Z. ; Parameshwaran, B. ; Kirihata, T. ; Cestero, A. ; Robson, N. ; Moy, D. ; Katz, R. ; Anand, D. ; Pape, J. ; Iyer, S. S.</creatorcontrib><description>Ramped programming optimization is investigated in order to limit the risk of gate oxide breakdown (BD) during the programming of a Multi-Time Programmable Memory. Optimization of the programming ramp rate has been proven to be beneficial at both device level and array level. This allows for inline monitoring of programmability and BD-risk reduction as a function of process changes.</description><identifier>EISSN: 1938-1891</identifier><identifier>EISBN: 9781509066414</identifier><identifier>EISBN: 1509066411</identifier><identifier>DOI: 10.1109/IRPS.2017.7936386</identifier><language>eng</language><publisher>IEEE</publisher><subject>BTI ; Electric breakdown ; Ions ; Logic gates ; Monitoring ; MTPM ; Nonvolatile memory ; Optimization ; Programming ; ramped programming ; Random access memory ; TDDB</subject><ispartof>2017 IEEE International Reliability Physics Symposium (IRPS), 2017, p.PM-4.1-PM-4.4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7936386$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7936386$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Randriamihaja, Y. Mamy</creatorcontrib><creatorcontrib>McMahon, W.</creatorcontrib><creatorcontrib>Kerber, A.</creatorcontrib><creatorcontrib>Chbili, Z.</creatorcontrib><creatorcontrib>Parameshwaran, B.</creatorcontrib><creatorcontrib>Kirihata, T.</creatorcontrib><creatorcontrib>Cestero, A.</creatorcontrib><creatorcontrib>Robson, N.</creatorcontrib><creatorcontrib>Moy, D.</creatorcontrib><creatorcontrib>Katz, R.</creatorcontrib><creatorcontrib>Anand, D.</creatorcontrib><creatorcontrib>Pape, J.</creatorcontrib><creatorcontrib>Iyer, S. S.</creatorcontrib><title>MTPM ramped programming optimization methodology</title><title>2017 IEEE International Reliability Physics Symposium (IRPS)</title><addtitle>IRPS</addtitle><description>Ramped programming optimization is investigated in order to limit the risk of gate oxide breakdown (BD) during the programming of a Multi-Time Programmable Memory. Optimization of the programming ramp rate has been proven to be beneficial at both device level and array level. This allows for inline monitoring of programmability and BD-risk reduction as a function of process changes.</description><subject>BTI</subject><subject>Electric breakdown</subject><subject>Ions</subject><subject>Logic gates</subject><subject>Monitoring</subject><subject>MTPM</subject><subject>Nonvolatile memory</subject><subject>Optimization</subject><subject>Programming</subject><subject>ramped programming</subject><subject>Random access memory</subject><subject>TDDB</subject><issn>1938-1891</issn><isbn>9781509066414</isbn><isbn>1509066411</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2017</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotj81Kw0AUhUdBsNY-gLjJCyTem_lfSvGn0GLRui6TzJ040nRCkk19egPt6pzFx-E7jD0gFIhgn1af26-iBNSFtlxxo67YwmqDEiwoJVBcsxlabnI0Fm_Z3TD8ApQwgTMGm912k_Wu7chnXZ-aqbbx2GSpG2Mb_9wY0zFrafxJPh1Sc7pnN8EdBlpccs6-X192y_d8_fG2Wj6v84hajrm0RpE1WDoKyunKB2N5CITaC4mmspWRoJUjw-tael76epJFwRFFpZXic_Z43o1EtO_62Lr-tL8c5P8EV0P-</recordid><startdate>201704</startdate><enddate>201704</enddate><creator>Randriamihaja, Y. Mamy</creator><creator>McMahon, W.</creator><creator>Kerber, A.</creator><creator>Chbili, Z.</creator><creator>Parameshwaran, B.</creator><creator>Kirihata, T.</creator><creator>Cestero, A.</creator><creator>Robson, N.</creator><creator>Moy, D.</creator><creator>Katz, R.</creator><creator>Anand, D.</creator><creator>Pape, J.</creator><creator>Iyer, S. S.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201704</creationdate><title>MTPM ramped programming optimization methodology</title><author>Randriamihaja, Y. Mamy ; McMahon, W. ; Kerber, A. ; Chbili, Z. ; Parameshwaran, B. ; Kirihata, T. ; Cestero, A. ; Robson, N. ; Moy, D. ; Katz, R. ; Anand, D. ; Pape, J. ; Iyer, S. S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-5986e9812aef6a7bdf893ffe17d4518b9b85076ae83cc5d32dc906143114b7663</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2017</creationdate><topic>BTI</topic><topic>Electric breakdown</topic><topic>Ions</topic><topic>Logic gates</topic><topic>Monitoring</topic><topic>MTPM</topic><topic>Nonvolatile memory</topic><topic>Optimization</topic><topic>Programming</topic><topic>ramped programming</topic><topic>Random access memory</topic><topic>TDDB</topic><toplevel>online_resources</toplevel><creatorcontrib>Randriamihaja, Y. Mamy</creatorcontrib><creatorcontrib>McMahon, W.</creatorcontrib><creatorcontrib>Kerber, A.</creatorcontrib><creatorcontrib>Chbili, Z.</creatorcontrib><creatorcontrib>Parameshwaran, B.</creatorcontrib><creatorcontrib>Kirihata, T.</creatorcontrib><creatorcontrib>Cestero, A.</creatorcontrib><creatorcontrib>Robson, N.</creatorcontrib><creatorcontrib>Moy, D.</creatorcontrib><creatorcontrib>Katz, R.</creatorcontrib><creatorcontrib>Anand, D.</creatorcontrib><creatorcontrib>Pape, J.</creatorcontrib><creatorcontrib>Iyer, S. S.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Randriamihaja, Y. Mamy</au><au>McMahon, W.</au><au>Kerber, A.</au><au>Chbili, Z.</au><au>Parameshwaran, B.</au><au>Kirihata, T.</au><au>Cestero, A.</au><au>Robson, N.</au><au>Moy, D.</au><au>Katz, R.</au><au>Anand, D.</au><au>Pape, J.</au><au>Iyer, S. S.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>MTPM ramped programming optimization methodology</atitle><btitle>2017 IEEE International Reliability Physics Symposium (IRPS)</btitle><stitle>IRPS</stitle><date>2017-04</date><risdate>2017</risdate><spage>PM-4.1</spage><epage>PM-4.4</epage><pages>PM-4.1-PM-4.4</pages><eissn>1938-1891</eissn><eisbn>9781509066414</eisbn><eisbn>1509066411</eisbn><abstract>Ramped programming optimization is investigated in order to limit the risk of gate oxide breakdown (BD) during the programming of a Multi-Time Programmable Memory. Optimization of the programming ramp rate has been proven to be beneficial at both device level and array level. This allows for inline monitoring of programmability and BD-risk reduction as a function of process changes.</abstract><pub>IEEE</pub><doi>10.1109/IRPS.2017.7936386</doi></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 1938-1891
ispartof 2017 IEEE International Reliability Physics Symposium (IRPS), 2017, p.PM-4.1-PM-4.4
issn 1938-1891
language eng
recordid cdi_ieee_primary_7936386
source IEEE Xplore All Conference Series
subjects BTI
Electric breakdown
Ions
Logic gates
Monitoring
MTPM
Nonvolatile memory
Optimization
Programming
ramped programming
Random access memory
TDDB
title MTPM ramped programming optimization methodology
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T12%3A04%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=MTPM%20ramped%20programming%20optimization%20methodology&rft.btitle=2017%20IEEE%20International%20Reliability%20Physics%20Symposium%20(IRPS)&rft.au=Randriamihaja,%20Y.%20Mamy&rft.date=2017-04&rft.spage=PM-4.1&rft.epage=PM-4.4&rft.pages=PM-4.1-PM-4.4&rft.eissn=1938-1891&rft_id=info:doi/10.1109/IRPS.2017.7936386&rft.eisbn=9781509066414&rft.eisbn_list=1509066411&rft_dat=%3Cieee_CHZPO%3E7936386%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-5986e9812aef6a7bdf893ffe17d4518b9b85076ae83cc5d32dc906143114b7663%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=7936386&rfr_iscdi=true