Loading…

Linking codesign and verification by mean of E-LOTOS FDT

This paper presents an approach for linking design and verification environments in the context of hardware/software codesign of complex systems, based on refinement steps of the system implementation. We describe the advantage in the integration of verification in the refinement process for detecti...

Full description

Saved in:

Bibliographic Details
Main Authors:	Wodey, P., Baray, F.
Format:	Conference Proceeding
Language:	English
Subjects:	Application software Ear Hardware Joining processes Kernel Real time systems Software performance Software prototyping Software tools Virtual prototyping
Online Access:	Request full text
Tags:	Add Tag No Tags, Be the first to tag this record!

cited_by
cites
container_end_page	491 vol.1
container_issue
container_start_page	487
container_title
container_volume	1
creator	Wodey, P. Baray, F.
description	This paper presents an approach for linking design and verification environments in the context of hardware/software codesign of complex systems, based on refinement steps of the system implementation. We describe the advantage in the integration of verification in the refinement process for detecting easily and early design errors. Generally, design tools are based on a specific internal representation of the system, and classical approach for linking design and verification consists in translating this representation into a verification dedicated representation. The originality of the proposed approach in this paper consists in applying in parallel the refinement transformations on two specific representations of the system: one dedicated to the implementation and synthesis and the other dedicated to verification. A simple example shows the advantages of using such an approach when considering model checking verification techniques: the size of the model is significantly decreased. In this study, we consider the COSMOS Codesign environment, the OPEN/CAESAR verification toolbox and the E-LOTOS language as verification dedicated representation of the system.
doi_str_mv	10.1109/EURMIC.1999.794515
format	conference_proceeding
fullrecord	<record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_794515</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>794515</ieee_id><sourcerecordid>794515</sourcerecordid><originalsourceid>FETCH-LOGICAL-i89t-e2e07298bc2342a10133487e4186e79e9203682124fe08c83e39fc4b410b0f2a3</originalsourceid><addsrcrecordid>eNotj91Kw0AQRhd_wFDzAr3aF0ic2d3s7lxKTLUQKWi8Lpt0UlZtIkkR-vYW6tXhwOGDT4glQo4I9FB9vL2uyxyJKHdkCiyuRKK0sxkVUFyLlJwHZ8-iFdKNSBA8ZfasdyKd508AQGe1VToRvo7DVxz2sht3PMf9IMOwk788xT524RjHQbYneeAwyLGXVVZvms27XD019-K2D98zp_9ciGZVNeXLuXhel491Fj0dM1YMTpFvO6WNCgiotfGODXrLjpgUaOsVKtMz-M5r1tR3pjUILfQq6IVYXmYjM29_pngI02l7ea3_AKSxRmI</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Linking codesign and verification by mean of E-LOTOS FDT</title><source>IEEE Xplore All Conference Series</source><creator>Wodey, P. ; Baray, F.</creator><creatorcontrib>Wodey, P. ; Baray, F.</creatorcontrib><description>This paper presents an approach for linking design and verification environments in the context of hardware/software codesign of complex systems, based on refinement steps of the system implementation. We describe the advantage in the integration of verification in the refinement process for detecting easily and early design errors. Generally, design tools are based on a specific internal representation of the system, and classical approach for linking design and verification consists in translating this representation into a verification dedicated representation. The originality of the proposed approach in this paper consists in applying in parallel the refinement transformations on two specific representations of the system: one dedicated to the implementation and synthesis and the other dedicated to verification. A simple example shows the advantages of using such an approach when considering model checking verification techniques: the size of the model is significantly decreased. In this study, we consider the COSMOS Codesign environment, the OPEN/CAESAR verification toolbox and the E-LOTOS language as verification dedicated representation of the system.</description><identifier>ISSN: 1089-6503</identifier><identifier>ISBN: 9780769503219</identifier><identifier>ISBN: 0769503217</identifier><identifier>EISSN: 2376-9505</identifier><identifier>DOI: 10.1109/EURMIC.1999.794515</identifier><language>eng</language><publisher>IEEE</publisher><subject>Application software ; Ear ; Hardware ; Joining processes ; Kernel ; Real time systems ; Software performance ; Software prototyping ; Software tools ; Virtual prototyping</subject><ispartof>Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium, 1999, Vol.1, p.487-491 vol.1</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/794515$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/794515$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Wodey, P.</creatorcontrib><creatorcontrib>Baray, F.</creatorcontrib><title>Linking codesign and verification by mean of E-LOTOS FDT</title><title>Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium</title><addtitle>EURMIC</addtitle><description>This paper presents an approach for linking design and verification environments in the context of hardware/software codesign of complex systems, based on refinement steps of the system implementation. We describe the advantage in the integration of verification in the refinement process for detecting easily and early design errors. Generally, design tools are based on a specific internal representation of the system, and classical approach for linking design and verification consists in translating this representation into a verification dedicated representation. The originality of the proposed approach in this paper consists in applying in parallel the refinement transformations on two specific representations of the system: one dedicated to the implementation and synthesis and the other dedicated to verification. A simple example shows the advantages of using such an approach when considering model checking verification techniques: the size of the model is significantly decreased. In this study, we consider the COSMOS Codesign environment, the OPEN/CAESAR verification toolbox and the E-LOTOS language as verification dedicated representation of the system.</description><subject>Application software</subject><subject>Ear</subject><subject>Hardware</subject><subject>Joining processes</subject><subject>Kernel</subject><subject>Real time systems</subject><subject>Software performance</subject><subject>Software prototyping</subject><subject>Software tools</subject><subject>Virtual prototyping</subject><issn>1089-6503</issn><issn>2376-9505</issn><isbn>9780769503219</isbn><isbn>0769503217</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1999</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotj91Kw0AQRhd_wFDzAr3aF0ic2d3s7lxKTLUQKWi8Lpt0UlZtIkkR-vYW6tXhwOGDT4glQo4I9FB9vL2uyxyJKHdkCiyuRKK0sxkVUFyLlJwHZ8-iFdKNSBA8ZfasdyKd508AQGe1VToRvo7DVxz2sht3PMf9IMOwk788xT524RjHQbYneeAwyLGXVVZvms27XD019-K2D98zp_9ciGZVNeXLuXhel491Fj0dM1YMTpFvO6WNCgiotfGODXrLjpgUaOsVKtMz-M5r1tR3pjUILfQq6IVYXmYjM29_pngI02l7ea3_AKSxRmI</recordid><startdate>1999</startdate><enddate>1999</enddate><creator>Wodey, P.</creator><creator>Baray, F.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1999</creationdate><title>Linking codesign and verification by mean of E-LOTOS FDT</title><author>Wodey, P. ; Baray, F.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i89t-e2e07298bc2342a10133487e4186e79e9203682124fe08c83e39fc4b410b0f2a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1999</creationdate><topic>Application software</topic><topic>Ear</topic><topic>Hardware</topic><topic>Joining processes</topic><topic>Kernel</topic><topic>Real time systems</topic><topic>Software performance</topic><topic>Software prototyping</topic><topic>Software tools</topic><topic>Virtual prototyping</topic><toplevel>online_resources</toplevel><creatorcontrib>Wodey, P.</creatorcontrib><creatorcontrib>Baray, F.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wodey, P.</au><au>Baray, F.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Linking codesign and verification by mean of E-LOTOS FDT</atitle><btitle>Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium</btitle><stitle>EURMIC</stitle><date>1999</date><risdate>1999</risdate><volume>1</volume><spage>487</spage><epage>491 vol.1</epage><pages>487-491 vol.1</pages><issn>1089-6503</issn><eissn>2376-9505</eissn><isbn>9780769503219</isbn><isbn>0769503217</isbn><abstract>This paper presents an approach for linking design and verification environments in the context of hardware/software codesign of complex systems, based on refinement steps of the system implementation. We describe the advantage in the integration of verification in the refinement process for detecting easily and early design errors. Generally, design tools are based on a specific internal representation of the system, and classical approach for linking design and verification consists in translating this representation into a verification dedicated representation. The originality of the proposed approach in this paper consists in applying in parallel the refinement transformations on two specific representations of the system: one dedicated to the implementation and synthesis and the other dedicated to verification. A simple example shows the advantages of using such an approach when considering model checking verification techniques: the size of the model is significantly decreased. In this study, we consider the COSMOS Codesign environment, the OPEN/CAESAR verification toolbox and the E-LOTOS language as verification dedicated representation of the system.</abstract><pub>IEEE</pub><doi>10.1109/EURMIC.1999.794515</doi></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISSN: 1089-6503
ispartof	Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium, 1999, Vol.1, p.487-491 vol.1
issn	1089-6503 2376-9505
language	eng
recordid	cdi_ieee_primary_794515
source	IEEE Xplore All Conference Series
subjects	Application software Ear Hardware Joining processes Kernel Real time systems Software performance Software prototyping Software tools Virtual prototyping
title	Linking codesign and verification by mean of E-LOTOS FDT
url	http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T12%3A12%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Linking%20codesign%20and%20verification%20by%20mean%20of%20E-LOTOS%20FDT&rft.btitle=Proceedings%2025th%20EUROMICRO%20Conference.%20Informatics:%20Theory%20and%20Practice%20for%20the%20New%20Millennium&rft.au=Wodey,%20P.&rft.date=1999&rft.volume=1&rft.spage=487&rft.epage=491%20vol.1&rft.pages=487-491%20vol.1&rft.issn=1089-6503&rft.eissn=2376-9505&rft.isbn=9780769503219&rft.isbn_list=0769503217&rft_id=info:doi/10.1109/EURMIC.1999.794515&rft_dat=%3Cieee_CHZPO%3E794515%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i89t-e2e07298bc2342a10133487e4186e79e9203682124fe08c83e39fc4b410b0f2a3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=794515&rfr_iscdi=true