A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC)

Based on the parallel DTCs as delay cells, a 4-bit TDC with adjustable 0.7ps~1.4ps resolution and 11ps~22ps dynamic range is proposed in this paper. In this design, an extremely high resolution DTC is presented, achieving 15.6fs delay per LSB. By utilizing 16 DTCs which are adjusted to have the same...

Full description

Saved in:
Bibliographic Details
Main Authors: Tingbing Ouyang, Bo Wang, Lizhao Gao, Jiangtao Gu, Chao Zhang
Format: Conference Proceeding
Language:English
Subjects:
Calibration
Capacitors
Delay lines
Delays
Digital-to-Time Converter (DTC)
integral nonlinearity (INL)
Inverters
Layout
Linearity
ruler DTC(RDTC)
self-calibration
Time-to-Digital Converter (TDC)
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 678
container_issue
container_start_page 675
container_title
container_volume
creator Tingbing Ouyang
Bo Wang
Lizhao Gao
Jiangtao Gu
Chao Zhang
description Based on the parallel DTCs as delay cells, a 4-bit TDC with adjustable 0.7ps~1.4ps resolution and 11ps~22ps dynamic range is proposed in this paper. In this design, an extremely high resolution DTC is presented, achieving 15.6fs delay per LSB. By utilizing 16 DTCs which are adjusted to have the same time interval among two neighboring DTCs, a highly linear TDC is realized. To avoid the manual tuning, a self-calibration method is proposed, which allows for the calibration after the tape-out. The method utilizes a ruler DTC(RDTC) as the input signal of TDC to calibrate it. After self-calibration, the resolution of TDC is equal to the RDTC's delay step, so the resolution becomes adjustable by altering the RDTC's delay step. Setting the resolution at 1ps, the integral nonlinearity (INL) is 0.07LSB, the power consumption is 1.37mW at 50MHz with a 1.2V operating voltage and it occupies a core area of 0.018 mm 2 in 0.13um CMOS process.
doi_str_mv 10.1109/MWSCAS.2017.8053013
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_8053013</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8053013</ieee_id><sourcerecordid>8053013</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-ad07cdaab67a5084d039f2f531491a57324d9e9c9cd372edebe236bd4ed0e7483</originalsourceid><addsrcrecordid>eNpNkD1PwzAYhA0SEm3hF3TxSAeH13Ycx2OU8CUVMTSIsXLiN62rtEFOQOLfk4oMTHc63XPDEbLkEHEO5v71Y5Nnm0gA11EKSgKXF2TOFRhIZGr0JZlxpVI2enNN5n1_ABBSczMjh4zu_W5PA_Zd-zX47kRLf0Q2dKzwOz_Ylubd6RvDgIHelUW-opXt0dGx2GPbsNq2vgp2GKMJOLPnjf9gUearG3LV2LbH20kX5P3xocyf2frt6SXP1sxzrQZmHejaWVsl2ipIYwfSNKJRkseGW6WliJ1BU5vaSS3QYYVCJpWL0QHqOJULsvzb9Yi4_Qz-aMPPdvpF_gIPPFdg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC)</title><source>IEEE Xplore All Conference Series</source><creator>Tingbing Ouyang ; Bo Wang ; Lizhao Gao ; Jiangtao Gu ; Chao Zhang</creator><creatorcontrib>Tingbing Ouyang ; Bo Wang ; Lizhao Gao ; Jiangtao Gu ; Chao Zhang</creatorcontrib><description>Based on the parallel DTCs as delay cells, a 4-bit TDC with adjustable 0.7ps~1.4ps resolution and 11ps~22ps dynamic range is proposed in this paper. In this design, an extremely high resolution DTC is presented, achieving 15.6fs delay per LSB. By utilizing 16 DTCs which are adjusted to have the same time interval among two neighboring DTCs, a highly linear TDC is realized. To avoid the manual tuning, a self-calibration method is proposed, which allows for the calibration after the tape-out. The method utilizes a ruler DTC(RDTC) as the input signal of TDC to calibrate it. After self-calibration, the resolution of TDC is equal to the RDTC's delay step, so the resolution becomes adjustable by altering the RDTC's delay step. Setting the resolution at 1ps, the integral nonlinearity (INL) is 0.07LSB, the power consumption is 1.37mW at 50MHz with a 1.2V operating voltage and it occupies a core area of 0.018 mm 2 in 0.13um CMOS process.</description><identifier>EISSN: 1558-3899</identifier><identifier>EISBN: 1509063897</identifier><identifier>EISBN: 9781509063895</identifier><identifier>DOI: 10.1109/MWSCAS.2017.8053013</identifier><language>eng</language><publisher>IEEE</publisher><subject>Calibration ; Capacitors ; Delay lines ; Delays ; Digital-to-Time Converter (DTC) ; integral nonlinearity (INL) ; Inverters ; Layout ; Linearity ; ruler DTC(RDTC) ; self-calibration ; Time-to-Digital Converter (TDC)</subject><ispartof>2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), 2017, p.675-678</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8053013$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,23909,23910,25118,27902,54530,54907</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8053013$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Tingbing Ouyang</creatorcontrib><creatorcontrib>Bo Wang</creatorcontrib><creatorcontrib>Lizhao Gao</creatorcontrib><creatorcontrib>Jiangtao Gu</creatorcontrib><creatorcontrib>Chao Zhang</creatorcontrib><title>A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC)</title><title>2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)</title><addtitle>MWSCAS</addtitle><description>Based on the parallel DTCs as delay cells, a 4-bit TDC with adjustable 0.7ps~1.4ps resolution and 11ps~22ps dynamic range is proposed in this paper. In this design, an extremely high resolution DTC is presented, achieving 15.6fs delay per LSB. By utilizing 16 DTCs which are adjusted to have the same time interval among two neighboring DTCs, a highly linear TDC is realized. To avoid the manual tuning, a self-calibration method is proposed, which allows for the calibration after the tape-out. The method utilizes a ruler DTC(RDTC) as the input signal of TDC to calibrate it. After self-calibration, the resolution of TDC is equal to the RDTC's delay step, so the resolution becomes adjustable by altering the RDTC's delay step. Setting the resolution at 1ps, the integral nonlinearity (INL) is 0.07LSB, the power consumption is 1.37mW at 50MHz with a 1.2V operating voltage and it occupies a core area of 0.018 mm 2 in 0.13um CMOS process.</description><subject>Calibration</subject><subject>Capacitors</subject><subject>Delay lines</subject><subject>Delays</subject><subject>Digital-to-Time Converter (DTC)</subject><subject>integral nonlinearity (INL)</subject><subject>Inverters</subject><subject>Layout</subject><subject>Linearity</subject><subject>ruler DTC(RDTC)</subject><subject>self-calibration</subject><subject>Time-to-Digital Converter (TDC)</subject><issn>1558-3899</issn><isbn>1509063897</isbn><isbn>9781509063895</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2017</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpNkD1PwzAYhA0SEm3hF3TxSAeH13Ycx2OU8CUVMTSIsXLiN62rtEFOQOLfk4oMTHc63XPDEbLkEHEO5v71Y5Nnm0gA11EKSgKXF2TOFRhIZGr0JZlxpVI2enNN5n1_ABBSczMjh4zu_W5PA_Zd-zX47kRLf0Q2dKzwOz_Ylubd6RvDgIHelUW-opXt0dGx2GPbsNq2vgp2GKMJOLPnjf9gUearG3LV2LbH20kX5P3xocyf2frt6SXP1sxzrQZmHejaWVsl2ipIYwfSNKJRkseGW6WliJ1BU5vaSS3QYYVCJpWL0QHqOJULsvzb9Yi4_Qz-aMPPdvpF_gIPPFdg</recordid><startdate>201708</startdate><enddate>201708</enddate><creator>Tingbing Ouyang</creator><creator>Bo Wang</creator><creator>Lizhao Gao</creator><creator>Jiangtao Gu</creator><creator>Chao Zhang</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201708</creationdate><title>A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC)</title><author>Tingbing Ouyang ; Bo Wang ; Lizhao Gao ; Jiangtao Gu ; Chao Zhang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-ad07cdaab67a5084d039f2f531491a57324d9e9c9cd372edebe236bd4ed0e7483</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2017</creationdate><topic>Calibration</topic><topic>Capacitors</topic><topic>Delay lines</topic><topic>Delays</topic><topic>Digital-to-Time Converter (DTC)</topic><topic>integral nonlinearity (INL)</topic><topic>Inverters</topic><topic>Layout</topic><topic>Linearity</topic><topic>ruler DTC(RDTC)</topic><topic>self-calibration</topic><topic>Time-to-Digital Converter (TDC)</topic><toplevel>online_resources</toplevel><creatorcontrib>Tingbing Ouyang</creatorcontrib><creatorcontrib>Bo Wang</creatorcontrib><creatorcontrib>Lizhao Gao</creatorcontrib><creatorcontrib>Jiangtao Gu</creatorcontrib><creatorcontrib>Chao Zhang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library Online</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tingbing Ouyang</au><au>Bo Wang</au><au>Lizhao Gao</au><au>Jiangtao Gu</au><au>Chao Zhang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC)</atitle><btitle>2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)</btitle><stitle>MWSCAS</stitle><date>2017-08</date><risdate>2017</risdate><spage>675</spage><epage>678</epage><pages>675-678</pages><eissn>1558-3899</eissn><eisbn>1509063897</eisbn><eisbn>9781509063895</eisbn><abstract>Based on the parallel DTCs as delay cells, a 4-bit TDC with adjustable 0.7ps~1.4ps resolution and 11ps~22ps dynamic range is proposed in this paper. In this design, an extremely high resolution DTC is presented, achieving 15.6fs delay per LSB. By utilizing 16 DTCs which are adjusted to have the same time interval among two neighboring DTCs, a highly linear TDC is realized. To avoid the manual tuning, a self-calibration method is proposed, which allows for the calibration after the tape-out. The method utilizes a ruler DTC(RDTC) as the input signal of TDC to calibrate it. After self-calibration, the resolution of TDC is equal to the RDTC's delay step, so the resolution becomes adjustable by altering the RDTC's delay step. Setting the resolution at 1ps, the integral nonlinearity (INL) is 0.07LSB, the power consumption is 1.37mW at 50MHz with a 1.2V operating voltage and it occupies a core area of 0.018 mm 2 in 0.13um CMOS process.</abstract><pub>IEEE</pub><doi>10.1109/MWSCAS.2017.8053013</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 1558-3899
ispartof 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), 2017, p.675-678
issn 1558-3899
language eng
recordid cdi_ieee_primary_8053013
source IEEE Xplore All Conference Series
subjects Calibration
Capacitors
Delay lines
Delays
Digital-to-Time Converter (DTC)
integral nonlinearity (INL)
Inverters
Layout
Linearity
ruler DTC(RDTC)
self-calibration
Time-to-Digital Converter (TDC)
title A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC)
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T11%3A05%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20high%20resolution%20Time-to-Digital%20Converter%20(TDC)%20based%20on%20self-calibrated%20Digital-to-Time%20Converter%20(DTC)&rft.btitle=2017%20IEEE%2060th%20International%20Midwest%20Symposium%20on%20Circuits%20and%20Systems%20(MWSCAS)&rft.au=Tingbing%20Ouyang&rft.date=2017-08&rft.spage=675&rft.epage=678&rft.pages=675-678&rft.eissn=1558-3899&rft_id=info:doi/10.1109/MWSCAS.2017.8053013&rft.eisbn=1509063897&rft.eisbn_list=9781509063895&rft_dat=%3Cieee_CHZPO%3E8053013%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-ad07cdaab67a5084d039f2f531491a57324d9e9c9cd372edebe236bd4ed0e7483%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=8053013&rfr_iscdi=true