A robust solution to the timing convergence problem in high-performance design

Traditional ASIC design flows have treated logic synthesis and physical design as separate steps in the flow. A recent trend in design automation has been to integrate placement and logic synthesis operations for designs that strive for high performance. The motivation for this is ascribed to achiev...

Full description

Saved in:
Bibliographic Details
Main Authors: Shenoy, N., Iyer, M., Damiano, R., Harer, K., Hi-Keung Ma, Thilking, P.
Format: Conference Proceeding
Language:English
Subjects:
Application specific integrated circuits
Circuit synthesis
Convergence
Design automation
Foundries
Logic circuits
Logic design
Robustness
Routing
Timing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Traditional ASIC design flows have treated logic synthesis and physical design as separate steps in the flow. A recent trend in design automation has been to integrate placement and logic synthesis operations for designs that strive for high performance. The motivation for this is ascribed to achieving timing convergence. These efforts attempt a brute-force combination of techniques from the two fields. We present an architecture for combining synthesis transforms with rough placement. There are three main contributions of this paper. First we present a system architecture that permits a clean separation of placement and synthesis issues and combines the two solutions in an elegant manner. Second, we propose a minor modification to the current ASIC design flow to enable timing convergence. Third, we use design rules for correct circuit operation to drive the placement and the synthesis components of the system. We present results for a set of high performance ASIC designs which demonstrate the practicality of our method.
ISSN:1063-6404
2576-6996
DOI:10.1109/ICCD.1999.808433