Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication

We describe the first co-design technique aimed at heterogeneous systems employing arbitrated communication. Arbitrated system design is especially difficult because communication scheduling is directly tied to task allocation. The method provides a complete co-design-i.e. generation of a hardware c...

Full description

Saved in:
Bibliographic Details
Main Authors: Rhodes, D.L., Wolf, W.
Format: Conference Proceeding
Language:English
Subjects:
Communication system control
Control systems
Embedded system
Hardware
Multiprocessing systems
Processor scheduling
Real time systems
Resource management
Runtime
System analysis and design
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 342
container_issue
container_start_page 339
container_title
container_volume
creator Rhodes, D.L.
Wolf, W.
description We describe the first co-design technique aimed at heterogeneous systems employing arbitrated communication. Arbitrated system design is especially difficult because communication scheduling is directly tied to task allocation. The method provides a complete co-design-i.e. generation of a hardware configuration along with an allocation and schedule for the execution of hard real-time data-dependent tasks. By using an actual scheduling analysis in the inner co-design loop, the method is readily able to address realistic system effects including various communication models like arbitration, as in PCI-based systems.
doi_str_mv 10.1109/ICCAD.1999.810671
format conference_proceeding
fullrecord <record><control><sourceid>proquest_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_810671</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>810671</ieee_id><sourcerecordid>26897624</sourcerecordid><originalsourceid>FETCH-LOGICAL-i118t-42a4b53e747bb73676160394ac1e7db32c41b157d00361a4719673f8205349813</originalsourceid><addsrcrecordid>eNotkMtOwzAURC0eElD6AbDKil2Kr-34sazCq1IlFsA6ctLb1iiJS66z6N8TUaSRZjGj0dEwdgd8AcDd46osl08LcM4tLHBt4IxdQ1HYXCipztncGcsnycJKoS6mjDuRSyjEFbsh-uZccGH1NfsoY07HPu2RAmVxm-0x4RB32GMcKevGNoXDEBskikNGR0rYUTZS6HeZH-qQBp9wkzWx68Y-ND6F2N-yy61vCef_PmNfL8-f5Vu-fn9dlct1HgBsypXwqi4kGmXq2khtNGgunfINoNnUUjQKaijMhnOpwSsDThu5tYIXUjkLcsYeTrsT4M-IlKouUINt6__gK6GtM3o6ZMbuT8WAiNVhCJ0fjtXpN_kLuYtfnw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>26897624</pqid></control><display><type>conference_proceeding</type><title>Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication</title><source>IEEE Xplore All Conference Series</source><creator>Rhodes, D.L. ; Wolf, W.</creator><creatorcontrib>Rhodes, D.L. ; Wolf, W.</creatorcontrib><description>We describe the first co-design technique aimed at heterogeneous systems employing arbitrated communication. Arbitrated system design is especially difficult because communication scheduling is directly tied to task allocation. The method provides a complete co-design-i.e. generation of a hardware configuration along with an allocation and schedule for the execution of hard real-time data-dependent tasks. By using an actual scheduling analysis in the inner co-design loop, the method is readily able to address realistic system effects including various communication models like arbitration, as in PCI-based systems.</description><identifier>ISSN: 1092-3152</identifier><identifier>ISBN: 9780780358324</identifier><identifier>ISBN: 0780358325</identifier><identifier>EISSN: 1558-2434</identifier><identifier>DOI: 10.1109/ICCAD.1999.810671</identifier><language>eng</language><publisher>IEEE</publisher><subject>Communication system control ; Control systems ; Embedded system ; Hardware ; Multiprocessing systems ; Processor scheduling ; Real time systems ; Resource management ; Runtime ; System analysis and design</subject><ispartof>1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), 1999, p.339-342</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/810671$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,314,780,784,789,790,2057,4049,4050,27923,27924,54554,54919,54931</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/810671$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Rhodes, D.L.</creatorcontrib><creatorcontrib>Wolf, W.</creatorcontrib><title>Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication</title><title>1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051)</title><addtitle>ICCAD</addtitle><description>We describe the first co-design technique aimed at heterogeneous systems employing arbitrated communication. Arbitrated system design is especially difficult because communication scheduling is directly tied to task allocation. The method provides a complete co-design-i.e. generation of a hardware configuration along with an allocation and schedule for the execution of hard real-time data-dependent tasks. By using an actual scheduling analysis in the inner co-design loop, the method is readily able to address realistic system effects including various communication models like arbitration, as in PCI-based systems.</description><subject>Communication system control</subject><subject>Control systems</subject><subject>Embedded system</subject><subject>Hardware</subject><subject>Multiprocessing systems</subject><subject>Processor scheduling</subject><subject>Real time systems</subject><subject>Resource management</subject><subject>Runtime</subject><subject>System analysis and design</subject><issn>1092-3152</issn><issn>1558-2434</issn><isbn>9780780358324</isbn><isbn>0780358325</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1999</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkMtOwzAURC0eElD6AbDKil2Kr-34sazCq1IlFsA6ctLb1iiJS66z6N8TUaSRZjGj0dEwdgd8AcDd46osl08LcM4tLHBt4IxdQ1HYXCipztncGcsnycJKoS6mjDuRSyjEFbsh-uZccGH1NfsoY07HPu2RAmVxm-0x4RB32GMcKevGNoXDEBskikNGR0rYUTZS6HeZH-qQBp9wkzWx68Y-ND6F2N-yy61vCef_PmNfL8-f5Vu-fn9dlct1HgBsypXwqi4kGmXq2khtNGgunfINoNnUUjQKaijMhnOpwSsDThu5tYIXUjkLcsYeTrsT4M-IlKouUINt6__gK6GtM3o6ZMbuT8WAiNVhCJ0fjtXpN_kLuYtfnw</recordid><startdate>1999</startdate><enddate>1999</enddate><creator>Rhodes, D.L.</creator><creator>Wolf, W.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>1999</creationdate><title>Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication</title><author>Rhodes, D.L. ; Wolf, W.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i118t-42a4b53e747bb73676160394ac1e7db32c41b157d00361a4719673f8205349813</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1999</creationdate><topic>Communication system control</topic><topic>Control systems</topic><topic>Embedded system</topic><topic>Hardware</topic><topic>Multiprocessing systems</topic><topic>Processor scheduling</topic><topic>Real time systems</topic><topic>Resource management</topic><topic>Runtime</topic><topic>System analysis and design</topic><toplevel>online_resources</toplevel><creatorcontrib>Rhodes, D.L.</creatorcontrib><creatorcontrib>Wolf, W.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Rhodes, D.L.</au><au>Wolf, W.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication</atitle><btitle>1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051)</btitle><stitle>ICCAD</stitle><date>1999</date><risdate>1999</risdate><spage>339</spage><epage>342</epage><pages>339-342</pages><issn>1092-3152</issn><eissn>1558-2434</eissn><isbn>9780780358324</isbn><isbn>0780358325</isbn><abstract>We describe the first co-design technique aimed at heterogeneous systems employing arbitrated communication. Arbitrated system design is especially difficult because communication scheduling is directly tied to task allocation. The method provides a complete co-design-i.e. generation of a hardware configuration along with an allocation and schedule for the execution of hard real-time data-dependent tasks. By using an actual scheduling analysis in the inner co-design loop, the method is readily able to address realistic system effects including various communication models like arbitration, as in PCI-based systems.</abstract><pub>IEEE</pub><doi>10.1109/ICCAD.1999.810671</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1092-3152
ispartof 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), 1999, p.339-342
issn 1092-3152
1558-2434
language eng
recordid cdi_ieee_primary_810671
source IEEE Xplore All Conference Series
subjects Communication system control
Control systems
Embedded system
Hardware
Multiprocessing systems
Processor scheduling
Real time systems
Resource management
Runtime
System analysis and design
title Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T18%3A04%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Co-synthesis%20of%20heterogeneous%20multiprocessor%20systems%20using%20arbitrated%20communication&rft.btitle=1999%20IEEE/ACM%20International%20Conference%20on%20Computer-Aided%20Design.%20Digest%20of%20Technical%20Papers%20(Cat.%20No.99CH37051)&rft.au=Rhodes,%20D.L.&rft.date=1999&rft.spage=339&rft.epage=342&rft.pages=339-342&rft.issn=1092-3152&rft.eissn=1558-2434&rft.isbn=9780780358324&rft.isbn_list=0780358325&rft_id=info:doi/10.1109/ICCAD.1999.810671&rft_dat=%3Cproquest_CHZPO%3E26897624%3C/proquest_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i118t-42a4b53e747bb73676160394ac1e7db32c41b157d00361a4719673f8205349813%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=26897624&rft_id=info:pmid/&rft_ieee_id=810671&rfr_iscdi=true