Configurable SoC In-Situ Hardware/Software Co-Design Design Space Exploration

• Main Authors: Siyuan Xu, Schafer, Benjamin Carrion, Yidi Liu
• Format: Conference Proceeding
• Language: English
• Subjects: Behavioral IP; Clocks; Configurable SoC; Design Space Exploration; Fabrics; Field programmable gate arrays; Hardware; Hardware Accelerators; Hardware/Software co-design; High-Level Synthesis; Program processors; Space exploration
• ISSN: 1063-6404; 2576-6996
• DOI: 10.1109/ICCD.2017.88

This work presents a method to characterize heterogeneous hardware/software systems mapped onto Configurable SoCs (CSoC) in situ, where in situ implies that the CSoC being characterized is also the final target platform. The result of our proposed method is a trade-off curve of different configurations with unique area vs. performance characteristics, each of which uses a different micro-architecture for the accelerators. Our work has been prototyped on a DE1-SoC FPGA board containing a Cyclone V SoC FPGA with two ARM cores and reconfigurable fabric onto which the complete trade-off curves with dominating designs for each BIP are mapped. A fast heuristic method is proposed, which compared to an exhaustive search method, leading to the optimal solution, is slightly worse while on average 15.2× faster, showing that it can lead to very good results quickly. The proposed method is also compared to a simulation-based offline method. In situ characterization is able to speed up the exploration by on average 25.6×, while being more accurate.