Overcoming the reliability limitation in the ultimately scaled DRAM using silicon migration technique by hydrogen annealing

We demonstrated a highly reliable buried-gate saddle-fin cell-transistor (cell-TR) using silicon migration technique of hydrogen (H 2 ) annealing after a dry etch to form the saddle-fin in a fully integrated 2y-nm 4Gb DRAM. It clearly shows a reduction in interface trap density with highly enhanced...

Full description

Saved in:
Bibliographic Details
Main Authors: Seong-Wan Ryu, Kyungkyu Min, Jungho Shin, Heimi Kwon, Donghoon Nam, Taekyung Oh, Tae-Su Jang, Minsoo Yoo, Yongtaik Kim, Sungjoo Hong
Format: Conference Proceeding
Language:English
Subjects:
Fabrication
Hafnium
hydrogen anneal
interface trap VRT and Row-Hammering
Random access memory
saddle finfet
Citations: Items that cite this one
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c223t-b1778c779163adb3e01802ab47fdc48f257677038403435dfb551b564d312f223
cites
container_end_page 21.6.4
container_issue
container_start_page 21.6.1
container_title
container_volume
creator Seong-Wan Ryu
Kyungkyu Min
Jungho Shin
Heimi Kwon
Donghoon Nam
Taekyung Oh
Tae-Su Jang
Minsoo Yoo
Yongtaik Kim
Sungjoo Hong
description We demonstrated a highly reliable buried-gate saddle-fin cell-transistor (cell-TR) using silicon migration technique of hydrogen (H 2 ) annealing after a dry etch to form the saddle-fin in a fully integrated 2y-nm 4Gb DRAM. It clearly shows a reduction in interface trap density with highly enhanced variable-retention-time (VRT) and Row-Hammering immunity.
doi_str_mv 10.1109/IEDM.2017.8268437
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_8268437</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8268437</ieee_id><sourcerecordid>8268437</sourcerecordid><originalsourceid>FETCH-LOGICAL-c223t-b1778c779163adb3e01802ab47fdc48f257677038403435dfb551b564d312f223</originalsourceid><addsrcrecordid>eNotkN1KwzAcxaMgOOceQLzJC3Tmo2nSy7FNHWwMRMG7kaT_tpE00zYVii9vdbs6F-f8DpyD0B0lc0pJ_rBZr3ZzRqicK5aplMsLNMulooKrjAuR55dowqjIkjHyfo1uuu6DECZFLiboZ_8NrT02LlQ41oBb8E4b510csHeNizq6Y8Au_Lu9j67REfyAO6s9FHj1stjhvvvDu5GyY7ZxVXuiItg6uK8esBlwPRTtsYKAdQig_UjcoqtS-w5mZ52it8f16_I52e6fNsvFNrGM8ZgYKqWyUuY047owHAhVhGmTyrKwqSqZkJmUhKuU8JSLojRCUCOytOCUlWPFFN2feh0AHD7bcUI7HM5f8V8Ukl9H</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Overcoming the reliability limitation in the ultimately scaled DRAM using silicon migration technique by hydrogen annealing</title><source>IEEE Xplore All Conference Series</source><creator>Seong-Wan Ryu ; Kyungkyu Min ; Jungho Shin ; Heimi Kwon ; Donghoon Nam ; Taekyung Oh ; Tae-Su Jang ; Minsoo Yoo ; Yongtaik Kim ; Sungjoo Hong</creator><creatorcontrib>Seong-Wan Ryu ; Kyungkyu Min ; Jungho Shin ; Heimi Kwon ; Donghoon Nam ; Taekyung Oh ; Tae-Su Jang ; Minsoo Yoo ; Yongtaik Kim ; Sungjoo Hong</creatorcontrib><description>We demonstrated a highly reliable buried-gate saddle-fin cell-transistor (cell-TR) using silicon migration technique of hydrogen (H 2 ) annealing after a dry etch to form the saddle-fin in a fully integrated 2y-nm 4Gb DRAM. It clearly shows a reduction in interface trap density with highly enhanced variable-retention-time (VRT) and Row-Hammering immunity.</description><identifier>EISSN: 2156-017X</identifier><identifier>EISBN: 9781538635599</identifier><identifier>EISBN: 1538635593</identifier><identifier>DOI: 10.1109/IEDM.2017.8268437</identifier><language>eng</language><publisher>IEEE</publisher><subject>Fabrication ; Hafnium ; hydrogen anneal ; interface trap VRT and Row-Hammering ; Random access memory ; saddle finfet</subject><ispartof>2017 IEEE International Electron Devices Meeting (IEDM), 2017, p.21.6.1-21.6.4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c223t-b1778c779163adb3e01802ab47fdc48f257677038403435dfb551b564d312f223</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8268437$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8268437$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Seong-Wan Ryu</creatorcontrib><creatorcontrib>Kyungkyu Min</creatorcontrib><creatorcontrib>Jungho Shin</creatorcontrib><creatorcontrib>Heimi Kwon</creatorcontrib><creatorcontrib>Donghoon Nam</creatorcontrib><creatorcontrib>Taekyung Oh</creatorcontrib><creatorcontrib>Tae-Su Jang</creatorcontrib><creatorcontrib>Minsoo Yoo</creatorcontrib><creatorcontrib>Yongtaik Kim</creatorcontrib><creatorcontrib>Sungjoo Hong</creatorcontrib><title>Overcoming the reliability limitation in the ultimately scaled DRAM using silicon migration technique by hydrogen annealing</title><title>2017 IEEE International Electron Devices Meeting (IEDM)</title><addtitle>IEDM</addtitle><description>We demonstrated a highly reliable buried-gate saddle-fin cell-transistor (cell-TR) using silicon migration technique of hydrogen (H 2 ) annealing after a dry etch to form the saddle-fin in a fully integrated 2y-nm 4Gb DRAM. It clearly shows a reduction in interface trap density with highly enhanced variable-retention-time (VRT) and Row-Hammering immunity.</description><subject>Fabrication</subject><subject>Hafnium</subject><subject>hydrogen anneal</subject><subject>interface trap VRT and Row-Hammering</subject><subject>Random access memory</subject><subject>saddle finfet</subject><issn>2156-017X</issn><isbn>9781538635599</isbn><isbn>1538635593</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2017</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkN1KwzAcxaMgOOceQLzJC3Tmo2nSy7FNHWwMRMG7kaT_tpE00zYVii9vdbs6F-f8DpyD0B0lc0pJ_rBZr3ZzRqicK5aplMsLNMulooKrjAuR55dowqjIkjHyfo1uuu6DECZFLiboZ_8NrT02LlQ41oBb8E4b510csHeNizq6Y8Au_Lu9j67REfyAO6s9FHj1stjhvvvDu5GyY7ZxVXuiItg6uK8esBlwPRTtsYKAdQig_UjcoqtS-w5mZ52it8f16_I52e6fNsvFNrGM8ZgYKqWyUuY047owHAhVhGmTyrKwqSqZkJmUhKuU8JSLojRCUCOytOCUlWPFFN2feh0AHD7bcUI7HM5f8V8Ukl9H</recordid><startdate>201712</startdate><enddate>201712</enddate><creator>Seong-Wan Ryu</creator><creator>Kyungkyu Min</creator><creator>Jungho Shin</creator><creator>Heimi Kwon</creator><creator>Donghoon Nam</creator><creator>Taekyung Oh</creator><creator>Tae-Su Jang</creator><creator>Minsoo Yoo</creator><creator>Yongtaik Kim</creator><creator>Sungjoo Hong</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201712</creationdate><title>Overcoming the reliability limitation in the ultimately scaled DRAM using silicon migration technique by hydrogen annealing</title><author>Seong-Wan Ryu ; Kyungkyu Min ; Jungho Shin ; Heimi Kwon ; Donghoon Nam ; Taekyung Oh ; Tae-Su Jang ; Minsoo Yoo ; Yongtaik Kim ; Sungjoo Hong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c223t-b1778c779163adb3e01802ab47fdc48f257677038403435dfb551b564d312f223</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2017</creationdate><topic>Fabrication</topic><topic>Hafnium</topic><topic>hydrogen anneal</topic><topic>interface trap VRT and Row-Hammering</topic><topic>Random access memory</topic><topic>saddle finfet</topic><toplevel>online_resources</toplevel><creatorcontrib>Seong-Wan Ryu</creatorcontrib><creatorcontrib>Kyungkyu Min</creatorcontrib><creatorcontrib>Jungho Shin</creatorcontrib><creatorcontrib>Heimi Kwon</creatorcontrib><creatorcontrib>Donghoon Nam</creatorcontrib><creatorcontrib>Taekyung Oh</creatorcontrib><creatorcontrib>Tae-Su Jang</creatorcontrib><creatorcontrib>Minsoo Yoo</creatorcontrib><creatorcontrib>Yongtaik Kim</creatorcontrib><creatorcontrib>Sungjoo Hong</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Seong-Wan Ryu</au><au>Kyungkyu Min</au><au>Jungho Shin</au><au>Heimi Kwon</au><au>Donghoon Nam</au><au>Taekyung Oh</au><au>Tae-Su Jang</au><au>Minsoo Yoo</au><au>Yongtaik Kim</au><au>Sungjoo Hong</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Overcoming the reliability limitation in the ultimately scaled DRAM using silicon migration technique by hydrogen annealing</atitle><btitle>2017 IEEE International Electron Devices Meeting (IEDM)</btitle><stitle>IEDM</stitle><date>2017-12</date><risdate>2017</risdate><spage>21.6.1</spage><epage>21.6.4</epage><pages>21.6.1-21.6.4</pages><eissn>2156-017X</eissn><eisbn>9781538635599</eisbn><eisbn>1538635593</eisbn><abstract>We demonstrated a highly reliable buried-gate saddle-fin cell-transistor (cell-TR) using silicon migration technique of hydrogen (H 2 ) annealing after a dry etch to form the saddle-fin in a fully integrated 2y-nm 4Gb DRAM. It clearly shows a reduction in interface trap density with highly enhanced variable-retention-time (VRT) and Row-Hammering immunity.</abstract><pub>IEEE</pub><doi>10.1109/IEDM.2017.8268437</doi></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 2156-017X
ispartof 2017 IEEE International Electron Devices Meeting (IEDM), 2017, p.21.6.1-21.6.4
issn 2156-017X
language eng
recordid cdi_ieee_primary_8268437
source IEEE Xplore All Conference Series
subjects Fabrication
Hafnium
hydrogen anneal
interface trap VRT and Row-Hammering
Random access memory
saddle finfet
title Overcoming the reliability limitation in the ultimately scaled DRAM using silicon migration technique by hydrogen annealing
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T22%3A58%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Overcoming%20the%20reliability%20limitation%20in%20the%20ultimately%20scaled%20DRAM%20using%20silicon%20migration%20technique%20by%20hydrogen%20annealing&rft.btitle=2017%20IEEE%20International%20Electron%20Devices%20Meeting%20(IEDM)&rft.au=Seong-Wan%20Ryu&rft.date=2017-12&rft.spage=21.6.1&rft.epage=21.6.4&rft.pages=21.6.1-21.6.4&rft.eissn=2156-017X&rft_id=info:doi/10.1109/IEDM.2017.8268437&rft.eisbn=9781538635599&rft.eisbn_list=1538635593&rft_dat=%3Cieee_CHZPO%3E8268437%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c223t-b1778c779163adb3e01802ab47fdc48f257677038403435dfb551b564d312f223%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=8268437&rfr_iscdi=true