Loading…

Characterization of possibly detected faults by accurately computing their detection probability

With ever more complex and larger VLSI devices and higher and higher reliability requirements, high quality test with a large fault and defect coverage is becoming even more relevant. At the same time, when unspecified or unknown input values (X values) have to be considered in a pattern, commercial...

Full description

Saved in:
Bibliographic Details
Main Authors: Burchard, Jan, Erb, Dominik, Becker, Bernd
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 390
container_issue
container_start_page 385
container_title
container_volume
creator Burchard, Jan
Erb, Dominik
Becker, Bernd
description With ever more complex and larger VLSI devices and higher and higher reliability requirements, high quality test with a large fault and defect coverage is becoming even more relevant. At the same time, when unspecified or unknown input values (X values) have to be considered in a pattern, commercial ATPG tools are sometimes not capable of determining whether a fault can be tested - but there is at least a chance to detect the fault, as 0/X or 1/X could be propagated to at least one output. Consequently, these faults are considered to be possibly detected and often counted towards the overall fault coverage with a weighting factor. However, as the actual probability to detect these faults with the considered test pattern is not taken into account, this could lead to an over-or underestimation of their real fault coverage, falsifying the test results. We introduce a #SAT-based characterization algorithm for this class of faults. This new algorithm is, for the first time, able to accurately compute the detection probability for faults marked as possibly detected by state-of-the-art commercial tools. Our experimental results for the largest ITC'99 benchmarks as well as larger industrial-circuits show that our algorithm can accurately determine the detection probability for most of the possibly detected faults and also identify faults that are completely untestable or found with a probability of 100 % irrespective of the assignment of the inputs with an X value. Furthermore, they show that the detection probability is circuit-dependent and consequently should not just be estimated by a simple weighting factor but requires a more in-depth evaluation. Otherwise, there is a high risk that the achieved results could clearly be to optimistic or pessimistic with regard to the real fault coverage.
doi_str_mv 10.23919/DATE.2018.8342040
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_8342040</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8342040</ieee_id><sourcerecordid>8342040</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-6092136b669c88d95d33e3d9ff295420e6f79f51a1d9bb1c6e5da6f4f04a90f03</originalsourceid><addsrcrecordid>eNotkM1OAjEUhauJiYi8gG76AoP3ttPSuyT4m5C4wTW201ZqBmbSKYvx6cXI6iy-ky85h7E7hLmQhPTwuNw8zQWgmRtZC6jhgs1oYSQZJKEl0CWboFKmQgS8ZjfD8A0ASgqasM_VzmbblJDTjy2pO_Au8r4bhuTakftQwol5Hu2xLQN3I7dNc8y2hBNtun1_LOnwxcsupHxu_zn63DnrUpvKeMuuom2HMDvnlH08P21Wr9X6_eVttVxXCReqVBpIoNROa2qM8aS8lEF6ilGQOo0KOi4oKrToyTlsdFDe6lhHqC1BBDll9__eFELY9jntbR6350PkL5ytVts</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Characterization of possibly detected faults by accurately computing their detection probability</title><source>IEEE Xplore All Conference Series</source><creator>Burchard, Jan ; Erb, Dominik ; Becker, Bernd</creator><creatorcontrib>Burchard, Jan ; Erb, Dominik ; Becker, Bernd</creatorcontrib><description>With ever more complex and larger VLSI devices and higher and higher reliability requirements, high quality test with a large fault and defect coverage is becoming even more relevant. At the same time, when unspecified or unknown input values (X values) have to be considered in a pattern, commercial ATPG tools are sometimes not capable of determining whether a fault can be tested - but there is at least a chance to detect the fault, as 0/X or 1/X could be propagated to at least one output. Consequently, these faults are considered to be possibly detected and often counted towards the overall fault coverage with a weighting factor. However, as the actual probability to detect these faults with the considered test pattern is not taken into account, this could lead to an over-or underestimation of their real fault coverage, falsifying the test results. We introduce a #SAT-based characterization algorithm for this class of faults. This new algorithm is, for the first time, able to accurately compute the detection probability for faults marked as possibly detected by state-of-the-art commercial tools. Our experimental results for the largest ITC'99 benchmarks as well as larger industrial-circuits show that our algorithm can accurately determine the detection probability for most of the possibly detected faults and also identify faults that are completely untestable or found with a probability of 100 % irrespective of the assignment of the inputs with an X value. Furthermore, they show that the detection probability is circuit-dependent and consequently should not just be estimated by a simple weighting factor but requires a more in-depth evaluation. Otherwise, there is a high risk that the achieved results could clearly be to optimistic or pessimistic with regard to the real fault coverage.</description><identifier>EISSN: 1558-1101</identifier><identifier>EISBN: 9783981926309</identifier><identifier>EISBN: 3981926307</identifier><identifier>DOI: 10.23919/DATE.2018.8342040</identifier><language>eng</language><publisher>EDAA</publisher><subject>Automatic test pattern generation ; Circuit faults ; Circuit testing ; Computational modeling ; Integrated circuit modeling ; Possibly detected ; Probability ; SAT ; unknown values</subject><ispartof>2018 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), 2018, p.385-390</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8342040$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8342040$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Burchard, Jan</creatorcontrib><creatorcontrib>Erb, Dominik</creatorcontrib><creatorcontrib>Becker, Bernd</creatorcontrib><title>Characterization of possibly detected faults by accurately computing their detection probability</title><title>2018 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)</title><addtitle>DATE</addtitle><description>With ever more complex and larger VLSI devices and higher and higher reliability requirements, high quality test with a large fault and defect coverage is becoming even more relevant. At the same time, when unspecified or unknown input values (X values) have to be considered in a pattern, commercial ATPG tools are sometimes not capable of determining whether a fault can be tested - but there is at least a chance to detect the fault, as 0/X or 1/X could be propagated to at least one output. Consequently, these faults are considered to be possibly detected and often counted towards the overall fault coverage with a weighting factor. However, as the actual probability to detect these faults with the considered test pattern is not taken into account, this could lead to an over-or underestimation of their real fault coverage, falsifying the test results. We introduce a #SAT-based characterization algorithm for this class of faults. This new algorithm is, for the first time, able to accurately compute the detection probability for faults marked as possibly detected by state-of-the-art commercial tools. Our experimental results for the largest ITC'99 benchmarks as well as larger industrial-circuits show that our algorithm can accurately determine the detection probability for most of the possibly detected faults and also identify faults that are completely untestable or found with a probability of 100 % irrespective of the assignment of the inputs with an X value. Furthermore, they show that the detection probability is circuit-dependent and consequently should not just be estimated by a simple weighting factor but requires a more in-depth evaluation. Otherwise, there is a high risk that the achieved results could clearly be to optimistic or pessimistic with regard to the real fault coverage.</description><subject>Automatic test pattern generation</subject><subject>Circuit faults</subject><subject>Circuit testing</subject><subject>Computational modeling</subject><subject>Integrated circuit modeling</subject><subject>Possibly detected</subject><subject>Probability</subject><subject>SAT</subject><subject>unknown values</subject><issn>1558-1101</issn><isbn>9783981926309</isbn><isbn>3981926307</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2018</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkM1OAjEUhauJiYi8gG76AoP3ttPSuyT4m5C4wTW201ZqBmbSKYvx6cXI6iy-ky85h7E7hLmQhPTwuNw8zQWgmRtZC6jhgs1oYSQZJKEl0CWboFKmQgS8ZjfD8A0ASgqasM_VzmbblJDTjy2pO_Au8r4bhuTakftQwol5Hu2xLQN3I7dNc8y2hBNtun1_LOnwxcsupHxu_zn63DnrUpvKeMuuom2HMDvnlH08P21Wr9X6_eVttVxXCReqVBpIoNROa2qM8aS8lEF6ilGQOo0KOi4oKrToyTlsdFDe6lhHqC1BBDll9__eFELY9jntbR6350PkL5ytVts</recordid><startdate>201803</startdate><enddate>201803</enddate><creator>Burchard, Jan</creator><creator>Erb, Dominik</creator><creator>Becker, Bernd</creator><general>EDAA</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201803</creationdate><title>Characterization of possibly detected faults by accurately computing their detection probability</title><author>Burchard, Jan ; Erb, Dominik ; Becker, Bernd</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-6092136b669c88d95d33e3d9ff295420e6f79f51a1d9bb1c6e5da6f4f04a90f03</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2018</creationdate><topic>Automatic test pattern generation</topic><topic>Circuit faults</topic><topic>Circuit testing</topic><topic>Computational modeling</topic><topic>Integrated circuit modeling</topic><topic>Possibly detected</topic><topic>Probability</topic><topic>SAT</topic><topic>unknown values</topic><toplevel>online_resources</toplevel><creatorcontrib>Burchard, Jan</creatorcontrib><creatorcontrib>Erb, Dominik</creatorcontrib><creatorcontrib>Becker, Bernd</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Burchard, Jan</au><au>Erb, Dominik</au><au>Becker, Bernd</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Characterization of possibly detected faults by accurately computing their detection probability</atitle><btitle>2018 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)</btitle><stitle>DATE</stitle><date>2018-03</date><risdate>2018</risdate><spage>385</spage><epage>390</epage><pages>385-390</pages><eissn>1558-1101</eissn><eisbn>9783981926309</eisbn><eisbn>3981926307</eisbn><abstract>With ever more complex and larger VLSI devices and higher and higher reliability requirements, high quality test with a large fault and defect coverage is becoming even more relevant. At the same time, when unspecified or unknown input values (X values) have to be considered in a pattern, commercial ATPG tools are sometimes not capable of determining whether a fault can be tested - but there is at least a chance to detect the fault, as 0/X or 1/X could be propagated to at least one output. Consequently, these faults are considered to be possibly detected and often counted towards the overall fault coverage with a weighting factor. However, as the actual probability to detect these faults with the considered test pattern is not taken into account, this could lead to an over-or underestimation of their real fault coverage, falsifying the test results. We introduce a #SAT-based characterization algorithm for this class of faults. This new algorithm is, for the first time, able to accurately compute the detection probability for faults marked as possibly detected by state-of-the-art commercial tools. Our experimental results for the largest ITC'99 benchmarks as well as larger industrial-circuits show that our algorithm can accurately determine the detection probability for most of the possibly detected faults and also identify faults that are completely untestable or found with a probability of 100 % irrespective of the assignment of the inputs with an X value. Furthermore, they show that the detection probability is circuit-dependent and consequently should not just be estimated by a simple weighting factor but requires a more in-depth evaluation. Otherwise, there is a high risk that the achieved results could clearly be to optimistic or pessimistic with regard to the real fault coverage.</abstract><pub>EDAA</pub><doi>10.23919/DATE.2018.8342040</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 1558-1101
ispartof 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018, p.385-390
issn 1558-1101
language eng
recordid cdi_ieee_primary_8342040
source IEEE Xplore All Conference Series
subjects Automatic test pattern generation
Circuit faults
Circuit testing
Computational modeling
Integrated circuit modeling
Possibly detected
Probability
SAT
unknown values
title Characterization of possibly detected faults by accurately computing their detection probability
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T16%3A52%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Characterization%20of%20possibly%20detected%20faults%20by%20accurately%20computing%20their%20detection%20probability&rft.btitle=2018%20Design,%20Automation%20&%20Test%20in%20Europe%20Conference%20&%20Exhibition%20(DATE)&rft.au=Burchard,%20Jan&rft.date=2018-03&rft.spage=385&rft.epage=390&rft.pages=385-390&rft.eissn=1558-1101&rft_id=info:doi/10.23919/DATE.2018.8342040&rft.eisbn=9783981926309&rft.eisbn_list=3981926307&rft_dat=%3Cieee_CHZPO%3E8342040%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-6092136b669c88d95d33e3d9ff295420e6f79f51a1d9bb1c6e5da6f4f04a90f03%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=8342040&rfr_iscdi=true