Loading…

AMULET3i-an asynchronous system-on-chip

AMULET3i is the third generation asynchronous ARM-compatible microprocessor subsystem developed at the University of Manchester. It is internally modular being based around the MARBLE asynchronous on-chip bus, and is also extensible through the addition of conventional clocked synthesizable peripher...

Full description

Saved in:
Bibliographic Details
Main Authors: Garside, J.D., Bainbridge, W.J., Bardsley, A., Clark, D.M., Edwards, D.A., Furber, S.B., Liu, J., Lloyd, D.W., Mohammadi, S., Pepper, J.S., Petlin, O., Temple, S., Woods, J.V.
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 175
container_issue
container_start_page 162
container_title
container_volume
creator Garside, J.D.
Bainbridge, W.J.
Bardsley, A.
Clark, D.M.
Edwards, D.A.
Furber, S.B.
Liu, J.
Lloyd, D.W.
Mohammadi, S.
Pepper, J.S.
Petlin, O.
Temple, S.
Woods, J.V.
description AMULET3i is the third generation asynchronous ARM-compatible microprocessor subsystem developed at the University of Manchester. It is internally modular being based around the MARBLE asynchronous on-chip bus, and is also extensible through the addition of conventional clocked synthesizable peripherals via an on-chip synchronous peripheral bus. As such it is capable of forming the core of a wide range of system-on-chip applications, bringing asynchronous design into commercial use in a flexible and easy-to-use configuration. Its performance and area are comparable with clocked equivalents, and its low-power and electromagnetic emission characteristics give it unique capabilities in appropriate applications.
doi_str_mv 10.1109/ASYNC.2000.836999
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_836999</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>836999</ieee_id><sourcerecordid>836999</sourcerecordid><originalsourceid>FETCH-LOGICAL-i89t-a03e0fae9289b9162c1664db0484dcd1bc05088e12adc6d6fd19707db724dfd73</originalsourceid><addsrcrecordid>eNotjz1PwzAUAC0BElXJD4CpG5PDe3b88cYoKhQptANhYKoc21GDaFLFZci_B6lMt5xOOsbuEXJEoKfy_XNb5QIAcis1EV2xjIwFo0mBslpcswUqIbjVFm9ZltLXnwuFQoV6wR7Lt4963cieu2Hl0jz4wzQO409apTmd45GPA_eH_nTHbjr3nWL2zyVrntdNteH17uW1KmveWzpzBzJC5yIJSy2hFh61LkILhS2CD9h6UGBtROGC10F3AcmACa0RReiCkUv2cMn2Mcb9aeqPbpr3lzH5C83GQH4</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>AMULET3i-an asynchronous system-on-chip</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Garside, J.D. ; Bainbridge, W.J. ; Bardsley, A. ; Clark, D.M. ; Edwards, D.A. ; Furber, S.B. ; Liu, J. ; Lloyd, D.W. ; Mohammadi, S. ; Pepper, J.S. ; Petlin, O. ; Temple, S. ; Woods, J.V.</creator><creatorcontrib>Garside, J.D. ; Bainbridge, W.J. ; Bardsley, A. ; Clark, D.M. ; Edwards, D.A. ; Furber, S.B. ; Liu, J. ; Lloyd, D.W. ; Mohammadi, S. ; Pepper, J.S. ; Petlin, O. ; Temple, S. ; Woods, J.V.</creatorcontrib><description>AMULET3i is the third generation asynchronous ARM-compatible microprocessor subsystem developed at the University of Manchester. It is internally modular being based around the MARBLE asynchronous on-chip bus, and is also extensible through the addition of conventional clocked synthesizable peripherals via an on-chip synchronous peripheral bus. As such it is capable of forming the core of a wide range of system-on-chip applications, bringing asynchronous design into commercial use in a flexible and easy-to-use configuration. Its performance and area are comparable with clocked equivalents, and its low-power and electromagnetic emission characteristics give it unique capabilities in appropriate applications.</description><identifier>ISSN: 1522-8681</identifier><identifier>ISBN: 9780769505862</identifier><identifier>ISBN: 0769505864</identifier><identifier>DOI: 10.1109/ASYNC.2000.836999</identifier><language>eng</language><publisher>IEEE</publisher><subject>Bridges ; Communication system control ; Control systems ; Microprocessors ; Random access memory ; Read only memory ; Read-write memory ; Software testing ; System-on-a-chip ; Telecommunication control</subject><ispartof>Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), 2000, p.162-175</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/836999$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/836999$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Garside, J.D.</creatorcontrib><creatorcontrib>Bainbridge, W.J.</creatorcontrib><creatorcontrib>Bardsley, A.</creatorcontrib><creatorcontrib>Clark, D.M.</creatorcontrib><creatorcontrib>Edwards, D.A.</creatorcontrib><creatorcontrib>Furber, S.B.</creatorcontrib><creatorcontrib>Liu, J.</creatorcontrib><creatorcontrib>Lloyd, D.W.</creatorcontrib><creatorcontrib>Mohammadi, S.</creatorcontrib><creatorcontrib>Pepper, J.S.</creatorcontrib><creatorcontrib>Petlin, O.</creatorcontrib><creatorcontrib>Temple, S.</creatorcontrib><creatorcontrib>Woods, J.V.</creatorcontrib><title>AMULET3i-an asynchronous system-on-chip</title><title>Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586)</title><addtitle>ASYNC</addtitle><description>AMULET3i is the third generation asynchronous ARM-compatible microprocessor subsystem developed at the University of Manchester. It is internally modular being based around the MARBLE asynchronous on-chip bus, and is also extensible through the addition of conventional clocked synthesizable peripherals via an on-chip synchronous peripheral bus. As such it is capable of forming the core of a wide range of system-on-chip applications, bringing asynchronous design into commercial use in a flexible and easy-to-use configuration. Its performance and area are comparable with clocked equivalents, and its low-power and electromagnetic emission characteristics give it unique capabilities in appropriate applications.</description><subject>Bridges</subject><subject>Communication system control</subject><subject>Control systems</subject><subject>Microprocessors</subject><subject>Random access memory</subject><subject>Read only memory</subject><subject>Read-write memory</subject><subject>Software testing</subject><subject>System-on-a-chip</subject><subject>Telecommunication control</subject><issn>1522-8681</issn><isbn>9780769505862</isbn><isbn>0769505864</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2000</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotjz1PwzAUAC0BElXJD4CpG5PDe3b88cYoKhQptANhYKoc21GDaFLFZci_B6lMt5xOOsbuEXJEoKfy_XNb5QIAcis1EV2xjIwFo0mBslpcswUqIbjVFm9ZltLXnwuFQoV6wR7Lt4963cieu2Hl0jz4wzQO409apTmd45GPA_eH_nTHbjr3nWL2zyVrntdNteH17uW1KmveWzpzBzJC5yIJSy2hFh61LkILhS2CD9h6UGBtROGC10F3AcmACa0RReiCkUv2cMn2Mcb9aeqPbpr3lzH5C83GQH4</recordid><startdate>2000</startdate><enddate>2000</enddate><creator>Garside, J.D.</creator><creator>Bainbridge, W.J.</creator><creator>Bardsley, A.</creator><creator>Clark, D.M.</creator><creator>Edwards, D.A.</creator><creator>Furber, S.B.</creator><creator>Liu, J.</creator><creator>Lloyd, D.W.</creator><creator>Mohammadi, S.</creator><creator>Pepper, J.S.</creator><creator>Petlin, O.</creator><creator>Temple, S.</creator><creator>Woods, J.V.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2000</creationdate><title>AMULET3i-an asynchronous system-on-chip</title><author>Garside, J.D. ; Bainbridge, W.J. ; Bardsley, A. ; Clark, D.M. ; Edwards, D.A. ; Furber, S.B. ; Liu, J. ; Lloyd, D.W. ; Mohammadi, S. ; Pepper, J.S. ; Petlin, O. ; Temple, S. ; Woods, J.V.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i89t-a03e0fae9289b9162c1664db0484dcd1bc05088e12adc6d6fd19707db724dfd73</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2000</creationdate><topic>Bridges</topic><topic>Communication system control</topic><topic>Control systems</topic><topic>Microprocessors</topic><topic>Random access memory</topic><topic>Read only memory</topic><topic>Read-write memory</topic><topic>Software testing</topic><topic>System-on-a-chip</topic><topic>Telecommunication control</topic><toplevel>online_resources</toplevel><creatorcontrib>Garside, J.D.</creatorcontrib><creatorcontrib>Bainbridge, W.J.</creatorcontrib><creatorcontrib>Bardsley, A.</creatorcontrib><creatorcontrib>Clark, D.M.</creatorcontrib><creatorcontrib>Edwards, D.A.</creatorcontrib><creatorcontrib>Furber, S.B.</creatorcontrib><creatorcontrib>Liu, J.</creatorcontrib><creatorcontrib>Lloyd, D.W.</creatorcontrib><creatorcontrib>Mohammadi, S.</creatorcontrib><creatorcontrib>Pepper, J.S.</creatorcontrib><creatorcontrib>Petlin, O.</creatorcontrib><creatorcontrib>Temple, S.</creatorcontrib><creatorcontrib>Woods, J.V.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library Online</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Garside, J.D.</au><au>Bainbridge, W.J.</au><au>Bardsley, A.</au><au>Clark, D.M.</au><au>Edwards, D.A.</au><au>Furber, S.B.</au><au>Liu, J.</au><au>Lloyd, D.W.</au><au>Mohammadi, S.</au><au>Pepper, J.S.</au><au>Petlin, O.</au><au>Temple, S.</au><au>Woods, J.V.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>AMULET3i-an asynchronous system-on-chip</atitle><btitle>Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586)</btitle><stitle>ASYNC</stitle><date>2000</date><risdate>2000</risdate><spage>162</spage><epage>175</epage><pages>162-175</pages><issn>1522-8681</issn><isbn>9780769505862</isbn><isbn>0769505864</isbn><abstract>AMULET3i is the third generation asynchronous ARM-compatible microprocessor subsystem developed at the University of Manchester. It is internally modular being based around the MARBLE asynchronous on-chip bus, and is also extensible through the addition of conventional clocked synthesizable peripherals via an on-chip synchronous peripheral bus. As such it is capable of forming the core of a wide range of system-on-chip applications, bringing asynchronous design into commercial use in a flexible and easy-to-use configuration. Its performance and area are comparable with clocked equivalents, and its low-power and electromagnetic emission characteristics give it unique capabilities in appropriate applications.</abstract><pub>IEEE</pub><doi>10.1109/ASYNC.2000.836999</doi><tpages>14</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1522-8681
ispartof Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), 2000, p.162-175
issn 1522-8681
language eng
recordid cdi_ieee_primary_836999
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Bridges
Communication system control
Control systems
Microprocessors
Random access memory
Read only memory
Read-write memory
Software testing
System-on-a-chip
Telecommunication control
title AMULET3i-an asynchronous system-on-chip
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T18%3A32%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=AMULET3i-an%20asynchronous%20system-on-chip&rft.btitle=Proceedings%20Sixth%20International%20Symposium%20on%20Advanced%20Research%20in%20Asynchronous%20Circuits%20and%20Systems%20(ASYNC%202000)%20(Cat.%20No.%20PR00586)&rft.au=Garside,%20J.D.&rft.date=2000&rft.spage=162&rft.epage=175&rft.pages=162-175&rft.issn=1522-8681&rft.isbn=9780769505862&rft.isbn_list=0769505864&rft_id=info:doi/10.1109/ASYNC.2000.836999&rft_dat=%3Cieee_6IE%3E836999%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i89t-a03e0fae9289b9162c1664db0484dcd1bc05088e12adc6d6fd19707db724dfd73%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=836999&rfr_iscdi=true