Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers

Traditionally, binary decision diagram (BDD)-based algorithms are used to synthesize binary logic functions. A BDD can be transformed into circuit implementation by replacing each node in the BDD with a 2:1 multiplexer. Similarly, a ternary decision diagram can be transformed into circuit implementa...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. I, Regular papers Regular papers, 2018-12, Vol.65 (12), p.4313-4325
Main Authors: Vudadha, Chetan, Surya, Ajay, Agrawal, Saurabh, Srinivas, M. B.
Format: Article
Language:English
Subjects:
Algorithms
Binary decision diagrams
Circuit diagrams
Circuits
CNFET
CNTFETs
Computer simulation
Field effect transistors
full adder
Inverters
Logic circuits
low power
Multiplexers
Multiplexing
Multivalued logic
Semiconductor devices
Synthesis
ternary logic
Threshold voltage
Transistors
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Traditionally, binary decision diagram (BDD)-based algorithms are used to synthesize binary logic functions. A BDD can be transformed into circuit implementation by replacing each node in the BDD with a 2:1 multiplexer. Similarly, a ternary decision diagram can be transformed into circuit implementation using 3:1 Multiplexers. In this paper, we present a novel synthesis technique to implement ternary logic circuits using 2:1 multiplexers. Initially a methodology, which transforms a ternary logic function into a ternary-transformed binary decision diagram, is presented. This methodology is the basis for the synthesis algorithm that is used to synthesize various ternary functions using 2:1 multiplexers. Results for various ternary benchmark functions indicate that the proposed algorithm results in circuits that have, on an average 79%, and up to 99% fewer transistors when compared with the most recent 3:1 multiplexer-based algorithm available in the literature. Synthesized circuits have been implemented using carbon-nanotube field-effect transistors and simulated in HSPICE.
ISSN:1549-8328
1558-0806
DOI:10.1109/TCSI.2018.2838258