Loading…

Patterning challenges for monolithic silicon photonics: AP/DFM: Advanced patterning / design for manufacturability

The curvilinear geometries of photonic devices are fundamentally different than the rectilinear designs of existing CMOS devices. In a monolithic integration of CMOS and photonic components, process changes to the conventional flow are required to accommodate the unique geometries of photonic device...

Full description

Saved in:
Bibliographic Details
Main Authors: Meagher, Colleen, Sowinski, Zoey, Yu, Chienfan, Hu, Shuren, Nummy, Karen, Ghosal, Mini Modh, Viswanathan, Ramya, Abdo, Amr, Wiltshire, Tim
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 158
container_issue
container_start_page 155
container_title
container_volume
creator Meagher, Colleen
Sowinski, Zoey
Yu, Chienfan
Hu, Shuren
Nummy, Karen
Ghosal, Mini Modh
Viswanathan, Ramya
Abdo, Amr
Wiltshire, Tim
description The curvilinear geometries of photonic devices are fundamentally different than the rectilinear designs of existing CMOS devices. In a monolithic integration of CMOS and photonic components, process changes to the conventional flow are required to accommodate the unique geometries of photonic devices. In this paper we discuss changes made in both fab processing and Optical Proximity Correction to improve the optical performance on a monolithic 90nm technology.
doi_str_mv 10.1109/ASMC.2018.8373178
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_8373178</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8373178</ieee_id><sourcerecordid>8373178</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-2bde1dc4415035bb260eaecde0f3627a00adafc5a0fc84bbdcab2e98bd00f8e63</originalsourceid><addsrcrecordid>eNpF0M1qAjEUQOG0UKi1PkDpJi8wejOZSTLdia1tQalQ95KfG00ZMzKJBd--gkJXZ_ctDiFPDMaMQTOZfi9n4xKYGisuOZPqhowaqVjNleCyUvKWDEouRSFEI-_JQ0o_ACAaxQakX-mcsY8hbqnd6bbFuMVEfdfTfRe7NuRdsDSFNtgu0sOuy10MNr3Q6WryOl-e6351tOjo4R-aUIcpbOOF0fHotc3HXpszk0-P5M7rNuHo2iFZz9_Ws49i8fX-OZsuitBALkrjkDlbVawGXhtTCkCN1iF4LkqpAbTT3tYavFWVMc5qU2KjjAPwCgUfkucLGxBxc-jDXvenzfUQ_wPpTl2y</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Patterning challenges for monolithic silicon photonics: AP/DFM: Advanced patterning / design for manufacturability</title><source>IEEE Xplore All Conference Series</source><creator>Meagher, Colleen ; Sowinski, Zoey ; Yu, Chienfan ; Hu, Shuren ; Nummy, Karen ; Ghosal, Mini Modh ; Viswanathan, Ramya ; Abdo, Amr ; Wiltshire, Tim</creator><creatorcontrib>Meagher, Colleen ; Sowinski, Zoey ; Yu, Chienfan ; Hu, Shuren ; Nummy, Karen ; Ghosal, Mini Modh ; Viswanathan, Ramya ; Abdo, Amr ; Wiltshire, Tim</creatorcontrib><description>The curvilinear geometries of photonic devices are fundamentally different than the rectilinear designs of existing CMOS devices. In a monolithic integration of CMOS and photonic components, process changes to the conventional flow are required to accommodate the unique geometries of photonic devices. In this paper we discuss changes made in both fab processing and Optical Proximity Correction to improve the optical performance on a monolithic 90nm technology.</description><identifier>EISSN: 2376-6697</identifier><identifier>EISBN: 9781538637487</identifier><identifier>EISBN: 1538637480</identifier><identifier>DOI: 10.1109/ASMC.2018.8373178</identifier><language>eng</language><publisher>IEEE</publisher><subject>Couplers ; monolithic ; Optical fiber couplers ; Optical fiber devices ; optical proximity correction ; Photonics ; Semiconductor device modeling ; Silicon ; Silicon photonics</subject><ispartof>2018 29th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC), 2018, p.155-158</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8373178$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8373178$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Meagher, Colleen</creatorcontrib><creatorcontrib>Sowinski, Zoey</creatorcontrib><creatorcontrib>Yu, Chienfan</creatorcontrib><creatorcontrib>Hu, Shuren</creatorcontrib><creatorcontrib>Nummy, Karen</creatorcontrib><creatorcontrib>Ghosal, Mini Modh</creatorcontrib><creatorcontrib>Viswanathan, Ramya</creatorcontrib><creatorcontrib>Abdo, Amr</creatorcontrib><creatorcontrib>Wiltshire, Tim</creatorcontrib><title>Patterning challenges for monolithic silicon photonics: AP/DFM: Advanced patterning / design for manufacturability</title><title>2018 29th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)</title><addtitle>ASMC</addtitle><description>The curvilinear geometries of photonic devices are fundamentally different than the rectilinear designs of existing CMOS devices. In a monolithic integration of CMOS and photonic components, process changes to the conventional flow are required to accommodate the unique geometries of photonic devices. In this paper we discuss changes made in both fab processing and Optical Proximity Correction to improve the optical performance on a monolithic 90nm technology.</description><subject>Couplers</subject><subject>monolithic</subject><subject>Optical fiber couplers</subject><subject>Optical fiber devices</subject><subject>optical proximity correction</subject><subject>Photonics</subject><subject>Semiconductor device modeling</subject><subject>Silicon</subject><subject>Silicon photonics</subject><issn>2376-6697</issn><isbn>9781538637487</isbn><isbn>1538637480</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2018</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpF0M1qAjEUQOG0UKi1PkDpJi8wejOZSTLdia1tQalQ95KfG00ZMzKJBd--gkJXZ_ctDiFPDMaMQTOZfi9n4xKYGisuOZPqhowaqVjNleCyUvKWDEouRSFEI-_JQ0o_ACAaxQakX-mcsY8hbqnd6bbFuMVEfdfTfRe7NuRdsDSFNtgu0sOuy10MNr3Q6WryOl-e6351tOjo4R-aUIcpbOOF0fHotc3HXpszk0-P5M7rNuHo2iFZz9_Ws49i8fX-OZsuitBALkrjkDlbVawGXhtTCkCN1iF4LkqpAbTT3tYavFWVMc5qU2KjjAPwCgUfkucLGxBxc-jDXvenzfUQ_wPpTl2y</recordid><startdate>201804</startdate><enddate>201804</enddate><creator>Meagher, Colleen</creator><creator>Sowinski, Zoey</creator><creator>Yu, Chienfan</creator><creator>Hu, Shuren</creator><creator>Nummy, Karen</creator><creator>Ghosal, Mini Modh</creator><creator>Viswanathan, Ramya</creator><creator>Abdo, Amr</creator><creator>Wiltshire, Tim</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201804</creationdate><title>Patterning challenges for monolithic silicon photonics: AP/DFM: Advanced patterning / design for manufacturability</title><author>Meagher, Colleen ; Sowinski, Zoey ; Yu, Chienfan ; Hu, Shuren ; Nummy, Karen ; Ghosal, Mini Modh ; Viswanathan, Ramya ; Abdo, Amr ; Wiltshire, Tim</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-2bde1dc4415035bb260eaecde0f3627a00adafc5a0fc84bbdcab2e98bd00f8e63</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2018</creationdate><topic>Couplers</topic><topic>monolithic</topic><topic>Optical fiber couplers</topic><topic>Optical fiber devices</topic><topic>optical proximity correction</topic><topic>Photonics</topic><topic>Semiconductor device modeling</topic><topic>Silicon</topic><topic>Silicon photonics</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Meagher, Colleen</creatorcontrib><creatorcontrib>Sowinski, Zoey</creatorcontrib><creatorcontrib>Yu, Chienfan</creatorcontrib><creatorcontrib>Hu, Shuren</creatorcontrib><creatorcontrib>Nummy, Karen</creatorcontrib><creatorcontrib>Ghosal, Mini Modh</creatorcontrib><creatorcontrib>Viswanathan, Ramya</creatorcontrib><creatorcontrib>Abdo, Amr</creatorcontrib><creatorcontrib>Wiltshire, Tim</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore (IEEE/IET Electronic Library - IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Meagher, Colleen</au><au>Sowinski, Zoey</au><au>Yu, Chienfan</au><au>Hu, Shuren</au><au>Nummy, Karen</au><au>Ghosal, Mini Modh</au><au>Viswanathan, Ramya</au><au>Abdo, Amr</au><au>Wiltshire, Tim</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Patterning challenges for monolithic silicon photonics: AP/DFM: Advanced patterning / design for manufacturability</atitle><btitle>2018 29th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)</btitle><stitle>ASMC</stitle><date>2018-04</date><risdate>2018</risdate><spage>155</spage><epage>158</epage><pages>155-158</pages><eissn>2376-6697</eissn><eisbn>9781538637487</eisbn><eisbn>1538637480</eisbn><abstract>The curvilinear geometries of photonic devices are fundamentally different than the rectilinear designs of existing CMOS devices. In a monolithic integration of CMOS and photonic components, process changes to the conventional flow are required to accommodate the unique geometries of photonic devices. In this paper we discuss changes made in both fab processing and Optical Proximity Correction to improve the optical performance on a monolithic 90nm technology.</abstract><pub>IEEE</pub><doi>10.1109/ASMC.2018.8373178</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 2376-6697
ispartof 2018 29th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC), 2018, p.155-158
issn 2376-6697
language eng
recordid cdi_ieee_primary_8373178
source IEEE Xplore All Conference Series
subjects Couplers
monolithic
Optical fiber couplers
Optical fiber devices
optical proximity correction
Photonics
Semiconductor device modeling
Silicon
Silicon photonics
title Patterning challenges for monolithic silicon photonics: AP/DFM: Advanced patterning / design for manufacturability
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T15%3A46%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Patterning%20challenges%20for%20monolithic%20silicon%20photonics:%20AP/DFM:%20Advanced%20patterning%20/%20design%20for%20manufacturability&rft.btitle=2018%2029th%20Annual%20SEMI%20Advanced%20Semiconductor%20Manufacturing%20Conference%20(ASMC)&rft.au=Meagher,%20Colleen&rft.date=2018-04&rft.spage=155&rft.epage=158&rft.pages=155-158&rft.eissn=2376-6697&rft_id=info:doi/10.1109/ASMC.2018.8373178&rft.eisbn=9781538637487&rft.eisbn_list=1538637480&rft_dat=%3Cieee_CHZPO%3E8373178%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-2bde1dc4415035bb260eaecde0f3627a00adafc5a0fc84bbdcab2e98bd00f8e63%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=8373178&rfr_iscdi=true