Signal Integrity Design and Analysis of Differential High-Speed Serial Links in Silicon Interposer With Through-Silicon Via

• Published in: IEEE transactions on components, packaging, and manufacturing technology (2011) packaging, and manufacturing technology (2011), 2019-01, Vol.9 (1), p.107-121
• Main Authors: Cho, Kyungjun, Kim, Youngwoo, Lee, Hyunsuk, Song, Jinwook, Park, Junyong, Lee, Seongsoo, Kim, Subin, Park, Gapyeol, Son, Kyungjune, Kim, Joungho
• Format: Article
• Language: English
• Subjects: Bandwidths; Bus interconnections; Channels; Computer simulation; Design; Design analysis; Differential channels; Electric potential; Equivalent circuits; Graphics processing units; Ground plane; High speed; high-speed serial links; Impedance; Insertion loss; Integrated circuits; Interconnections; Links; meshed ground plane; Parameters; Routing; Signal integrity; Silicon; silicon interposer; Simulation; Substrates; through-silicon via (TSV); Through-silicon vias; Timing jitter; Vibration
• ISSN: 2156-3950; 2156-3985
• DOI: 10.1109/TCPMT.2018.2843442

In this paper, we, for the first time, designed and analyzed differential high-speed serial links of the silicon interposer including differential through-silicon-via (TSV) channels for a high-bandwidth memory (HBM) graphic module. The meshed ground plane and various parameters were considered in designing the silicon interposer. In addition, superior designs were proposed to improve signal integrity (SI) for the differential channels in the redistribution layer, TSVs, and the meshed ground. SI of the silicon interposer was successfully analyzed, and the corresponding results were verified based on a full 3-D electromagnetic solver and circuit simulations. A number of RLGC parameters were extracted and calculated, then adopted to verify the simulation results. The simulation results for the differential characteristic impedance and insertion loss were compared with those of the equivalent circuit. A mixed-mode conversion matrix was utilized to analyze differential-mode transmission. Moreover, a model for differential TSV channels was proposed to precisely analyze the electrical characteristics. The eye-diagram simulation was conducted to evaluate SI of the proposed designs in terms of an eye-opening voltage and timing jitter. The eye-opening voltage of the proposed design was 0.594 V, which is 45.69% of a peak-to-peak voltage of the assumed peripheral component interconnect (PCI)-express 4.0 interfaces. It is expected that the analysis and design methodologies of differential high-speed serial links for a silicon interposer could be widely adopted in the semiconductor industry.