Loading…
An Efficient mm-wave Integrated Circuit Synthesis Method with Accurate Scalable Passive Component Modeling
With the operating frequency of radio-frequency (RF) integrated circuits (ICs) ascending gradually to milli-meter-wave (mm-wave) regime, the RF IC design automation methods encounter great challenges due to the complicated distributed effects and parasitic effects. In this work, a new synthesis fram...
Saved in:
Main Authors: | , , , , , |
---|---|
Format: | Conference Proceeding |
Language: | English |
Subjects: | |
Online Access: | Request full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | |
---|---|
cites | |
container_end_page | 27 |
container_issue | |
container_start_page | 24 |
container_title | |
container_volume | |
creator | Zhijian Pan Wei Zhu Qiang Yao Di Li Zuochang Ye Yan Wang |
description | With the operating frequency of radio-frequency (RF) integrated circuits (ICs) ascending gradually to milli-meter-wave (mm-wave) regime, the RF IC design automation methods encounter great challenges due to the complicated distributed effects and parasitic effects. In this work, a new synthesis framework for mm-wave ICs is presented, which is featured by two progressive stages: offline preparation and online synthesis. In the former stage, to cope with the difficulty of mm-wave IC synthesis caused by passive components, a scalable modeling method is proposed, in which geometric parameters are incorporated into rational functions to accurately model the S-parameters up to 120GHz. Benefited from the dedicated offline preparation, during the online synthesis, the circuit performance evaluation and optimization are carried out without the time-consuming EM simulation. High-quality solutions can be obtained by using evolutionary algorithms with enough iterations. We applied the proposed approach to the design of a four-stage differential wideband low-noise amplifier (LNA) covering various mm-wave applications. The synthesized LNA is implemented in 65nm CMOS technology and the measured results show that it achieves the highest bandwidth (34GHz) with other comparable performances to the similar state-of-the-art CMOS broadband LNAs. The synthesis only costs 26min, which is more than 50x time speedUP compared to the existing mm-wave synthesis methods. |
doi_str_mv | 10.1109/RFIC.2018.8429004 |
format | conference_proceeding |
fullrecord | <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_8429004</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8429004</ieee_id><sourcerecordid>8429004</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-937b9701c4271619e41bf8e3a43d966edcf61694b6aba825ef0fa9173b24526a3</originalsourceid><addsrcrecordid>eNotkMtqAjEYRtNCodb6AKWbvMDY3DNZyqBVUFpqu5ZM5o9G5iKTWPHtq9TVtzkcDh9CL5SMKSXm7Wu2KMaM0HycC2YIEXdoZHROJc-VkELSezRgXMuMGCMf0VOMe0KIpsoM0H7S4qn3wQVoE26a7GR_AS_aBNveJqhwEXp3DAmvz23aQQwRryDtugqfQtrhiXPHK4fXzta2rAF_2hjDRVF0zaFrr9JVV0Ed2u0zevC2jjC67RD9zKbfxTxbfrwviskyC1TLlBmuS6MJdYJdEqkBQUufA7eCV0YpqJxXl3RRKlvanEnwxFtDNS-ZkExZPkSv_94AAJtDHxrbnze3a_gfD_JYfA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An Efficient mm-wave Integrated Circuit Synthesis Method with Accurate Scalable Passive Component Modeling</title><source>IEEE Xplore All Conference Series</source><creator>Zhijian Pan ; Wei Zhu ; Qiang Yao ; Di Li ; Zuochang Ye ; Yan Wang</creator><creatorcontrib>Zhijian Pan ; Wei Zhu ; Qiang Yao ; Di Li ; Zuochang Ye ; Yan Wang</creatorcontrib><description>With the operating frequency of radio-frequency (RF) integrated circuits (ICs) ascending gradually to milli-meter-wave (mm-wave) regime, the RF IC design automation methods encounter great challenges due to the complicated distributed effects and parasitic effects. In this work, a new synthesis framework for mm-wave ICs is presented, which is featured by two progressive stages: offline preparation and online synthesis. In the former stage, to cope with the difficulty of mm-wave IC synthesis caused by passive components, a scalable modeling method is proposed, in which geometric parameters are incorporated into rational functions to accurately model the S-parameters up to 120GHz. Benefited from the dedicated offline preparation, during the online synthesis, the circuit performance evaluation and optimization are carried out without the time-consuming EM simulation. High-quality solutions can be obtained by using evolutionary algorithms with enough iterations. We applied the proposed approach to the design of a four-stage differential wideband low-noise amplifier (LNA) covering various mm-wave applications. The synthesized LNA is implemented in 65nm CMOS technology and the measured results show that it achieves the highest bandwidth (34GHz) with other comparable performances to the similar state-of-the-art CMOS broadband LNAs. The synthesis only costs 26min, which is more than 50x time speedUP compared to the existing mm-wave synthesis methods.</description><identifier>EISSN: 2375-0995</identifier><identifier>EISBN: 9781538645451</identifier><identifier>EISBN: 1538645459</identifier><identifier>DOI: 10.1109/RFIC.2018.8429004</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computational modeling ; Data models ; Design automation ; Integrated circuit modeling ; low-noise amplifier ; Mathematical model ; mm-wave ICs ; Optimization ; scalable modeling ; Semiconductor device modeling</subject><ispartof>2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2018, p.24-27</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8429004$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8429004$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Zhijian Pan</creatorcontrib><creatorcontrib>Wei Zhu</creatorcontrib><creatorcontrib>Qiang Yao</creatorcontrib><creatorcontrib>Di Li</creatorcontrib><creatorcontrib>Zuochang Ye</creatorcontrib><creatorcontrib>Yan Wang</creatorcontrib><title>An Efficient mm-wave Integrated Circuit Synthesis Method with Accurate Scalable Passive Component Modeling</title><title>2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)</title><addtitle>RFIC</addtitle><description>With the operating frequency of radio-frequency (RF) integrated circuits (ICs) ascending gradually to milli-meter-wave (mm-wave) regime, the RF IC design automation methods encounter great challenges due to the complicated distributed effects and parasitic effects. In this work, a new synthesis framework for mm-wave ICs is presented, which is featured by two progressive stages: offline preparation and online synthesis. In the former stage, to cope with the difficulty of mm-wave IC synthesis caused by passive components, a scalable modeling method is proposed, in which geometric parameters are incorporated into rational functions to accurately model the S-parameters up to 120GHz. Benefited from the dedicated offline preparation, during the online synthesis, the circuit performance evaluation and optimization are carried out without the time-consuming EM simulation. High-quality solutions can be obtained by using evolutionary algorithms with enough iterations. We applied the proposed approach to the design of a four-stage differential wideband low-noise amplifier (LNA) covering various mm-wave applications. The synthesized LNA is implemented in 65nm CMOS technology and the measured results show that it achieves the highest bandwidth (34GHz) with other comparable performances to the similar state-of-the-art CMOS broadband LNAs. The synthesis only costs 26min, which is more than 50x time speedUP compared to the existing mm-wave synthesis methods.</description><subject>Computational modeling</subject><subject>Data models</subject><subject>Design automation</subject><subject>Integrated circuit modeling</subject><subject>low-noise amplifier</subject><subject>Mathematical model</subject><subject>mm-wave ICs</subject><subject>Optimization</subject><subject>scalable modeling</subject><subject>Semiconductor device modeling</subject><issn>2375-0995</issn><isbn>9781538645451</isbn><isbn>1538645459</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2018</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkMtqAjEYRtNCodb6AKWbvMDY3DNZyqBVUFpqu5ZM5o9G5iKTWPHtq9TVtzkcDh9CL5SMKSXm7Wu2KMaM0HycC2YIEXdoZHROJc-VkELSezRgXMuMGCMf0VOMe0KIpsoM0H7S4qn3wQVoE26a7GR_AS_aBNveJqhwEXp3DAmvz23aQQwRryDtugqfQtrhiXPHK4fXzta2rAF_2hjDRVF0zaFrr9JVV0Ed2u0zevC2jjC67RD9zKbfxTxbfrwviskyC1TLlBmuS6MJdYJdEqkBQUufA7eCV0YpqJxXl3RRKlvanEnwxFtDNS-ZkExZPkSv_94AAJtDHxrbnze3a_gfD_JYfA</recordid><startdate>201806</startdate><enddate>201806</enddate><creator>Zhijian Pan</creator><creator>Wei Zhu</creator><creator>Qiang Yao</creator><creator>Di Li</creator><creator>Zuochang Ye</creator><creator>Yan Wang</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201806</creationdate><title>An Efficient mm-wave Integrated Circuit Synthesis Method with Accurate Scalable Passive Component Modeling</title><author>Zhijian Pan ; Wei Zhu ; Qiang Yao ; Di Li ; Zuochang Ye ; Yan Wang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-937b9701c4271619e41bf8e3a43d966edcf61694b6aba825ef0fa9173b24526a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2018</creationdate><topic>Computational modeling</topic><topic>Data models</topic><topic>Design automation</topic><topic>Integrated circuit modeling</topic><topic>low-noise amplifier</topic><topic>Mathematical model</topic><topic>mm-wave ICs</topic><topic>Optimization</topic><topic>scalable modeling</topic><topic>Semiconductor device modeling</topic><toplevel>online_resources</toplevel><creatorcontrib>Zhijian Pan</creatorcontrib><creatorcontrib>Wei Zhu</creatorcontrib><creatorcontrib>Qiang Yao</creatorcontrib><creatorcontrib>Di Li</creatorcontrib><creatorcontrib>Zuochang Ye</creatorcontrib><creatorcontrib>Yan Wang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEL</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zhijian Pan</au><au>Wei Zhu</au><au>Qiang Yao</au><au>Di Li</au><au>Zuochang Ye</au><au>Yan Wang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An Efficient mm-wave Integrated Circuit Synthesis Method with Accurate Scalable Passive Component Modeling</atitle><btitle>2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)</btitle><stitle>RFIC</stitle><date>2018-06</date><risdate>2018</risdate><spage>24</spage><epage>27</epage><pages>24-27</pages><eissn>2375-0995</eissn><eisbn>9781538645451</eisbn><eisbn>1538645459</eisbn><abstract>With the operating frequency of radio-frequency (RF) integrated circuits (ICs) ascending gradually to milli-meter-wave (mm-wave) regime, the RF IC design automation methods encounter great challenges due to the complicated distributed effects and parasitic effects. In this work, a new synthesis framework for mm-wave ICs is presented, which is featured by two progressive stages: offline preparation and online synthesis. In the former stage, to cope with the difficulty of mm-wave IC synthesis caused by passive components, a scalable modeling method is proposed, in which geometric parameters are incorporated into rational functions to accurately model the S-parameters up to 120GHz. Benefited from the dedicated offline preparation, during the online synthesis, the circuit performance evaluation and optimization are carried out without the time-consuming EM simulation. High-quality solutions can be obtained by using evolutionary algorithms with enough iterations. We applied the proposed approach to the design of a four-stage differential wideband low-noise amplifier (LNA) covering various mm-wave applications. The synthesized LNA is implemented in 65nm CMOS technology and the measured results show that it achieves the highest bandwidth (34GHz) with other comparable performances to the similar state-of-the-art CMOS broadband LNAs. The synthesis only costs 26min, which is more than 50x time speedUP compared to the existing mm-wave synthesis methods.</abstract><pub>IEEE</pub><doi>10.1109/RFIC.2018.8429004</doi><tpages>4</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | EISSN: 2375-0995 |
ispartof | 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2018, p.24-27 |
issn | 2375-0995 |
language | eng |
recordid | cdi_ieee_primary_8429004 |
source | IEEE Xplore All Conference Series |
subjects | Computational modeling Data models Design automation Integrated circuit modeling low-noise amplifier Mathematical model mm-wave ICs Optimization scalable modeling Semiconductor device modeling |
title | An Efficient mm-wave Integrated Circuit Synthesis Method with Accurate Scalable Passive Component Modeling |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T02%3A12%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20Efficient%20mm-wave%20Integrated%20Circuit%20Synthesis%20Method%20with%20Accurate%20Scalable%20Passive%20Component%20Modeling&rft.btitle=2018%20IEEE%20Radio%20Frequency%20Integrated%20Circuits%20Symposium%20(RFIC)&rft.au=Zhijian%20Pan&rft.date=2018-06&rft.spage=24&rft.epage=27&rft.pages=24-27&rft.eissn=2375-0995&rft_id=info:doi/10.1109/RFIC.2018.8429004&rft.eisbn=9781538645451&rft.eisbn_list=1538645459&rft_dat=%3Cieee_CHZPO%3E8429004%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-937b9701c4271619e41bf8e3a43d966edcf61694b6aba825ef0fa9173b24526a3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=8429004&rfr_iscdi=true |