Computation of Pinched Hysteresis Loop Area From Memristance-vs-State Map

The voltage-current characteristic of memristor driven by sinusoidal signal has the shape of hysteresis loop pinched at the origin. The lobe area of the hysteresis loop has been computed so far either from the voltage-current plane for all types of memristors or from the constitutive relation in the...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2019-04, Vol.66 (4), p.677-681
Main Authors: Juhas, Anamarija, Dautovic, Stanisa
Format: Article
Language:English
Subjects:
Computational modeling
Constitutive relationships
Current voltage characteristics
Hysteresis
Hysteresis loops
memristance-vs-state map
Memristor
Memristors
Piecewise linear techniques
pinched hysteresis loop
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The voltage-current characteristic of memristor driven by sinusoidal signal has the shape of hysteresis loop pinched at the origin. The lobe area of the hysteresis loop has been computed so far either from the voltage-current plane for all types of memristors or from the constitutive relation in the flux-charge plane of ideal memristor. In this brief, we provide an alternative approach in computing the lobe area from the memristance-versus-state map of ideal and ideal generic memristors driven by sinusoidal or periodic continuous piecewise linear signal with zero dc component. The applicability of the proposed approach is demonstrated through a number of examples.
ISSN:1549-7747
1558-3791
DOI:10.1109/TCSII.2018.2868384