Loading…

LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor

This paper proposes a single instruction multiple data (SIMD) processor, which is programmed with high-level OpenCL language. The low-power processor is customized for executing multiple-input-multiple-output (MIMO) detection algorithms at a high performance while consuming very little power making...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on very large scale integration (VLSI) systems 2019-05, Vol.27 (5), p.1029-1042
Main Authors: Kultala, Heikki, Viitanen, Timo, Berg, Heikki, Jaaskelainen, Pekka, Multanen, Joonas, Kokkonen, Mikko, Raiskila, Kalle, Zetterman, Tommi, Takala, Jarmo
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c339t-3165a16614a9aacf004c867d2c37247483a48427a8715b699d9e7a919f4007e13
cites cdi_FETCH-LOGICAL-c339t-3165a16614a9aacf004c867d2c37247483a48427a8715b699d9e7a919f4007e13
container_end_page 1042
container_issue 5
container_start_page 1029
container_title IEEE transactions on very large scale integration (VLSI) systems
container_volume 27
creator Kultala, Heikki
Viitanen, Timo
Berg, Heikki
Jaaskelainen, Pekka
Multanen, Joonas
Kokkonen, Mikko
Raiskila, Kalle
Zetterman, Tommi
Takala, Jarmo
description This paper proposes a single instruction multiple data (SIMD) processor, which is programmed with high-level OpenCL language. The low-power processor is customized for executing multiple-input-multiple-output (MIMO) detection algorithms at a high performance while consuming very little power making it suitable for software-defined radio (SDR) applications. The novel combination of SIMD operations on a transport programmed multicore datapath allows saving power on both the execution front end and the back end, leading to very good energy efficiency with a compiler programmable design. We demonstrate the feasibility of the architecture with the layered orthogonal lattice detector and minimum mean-square-error MIMO algorithms, which can be used as a software-defined radio implementation of the 3GPP local thermal equilibrium r11 standard. Compared to other state-of-the-art SDR architectures, the proposed design adds features that improve programmer productivity with an insignificant power and area impact.
doi_str_mv 10.1109/TVLSI.2019.2897508
format article
fullrecord <record><control><sourceid>proquest_ieee_</sourceid><recordid>TN_cdi_ieee_primary_8653500</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8653500</ieee_id><sourcerecordid>2215165527</sourcerecordid><originalsourceid>FETCH-LOGICAL-c339t-3165a16614a9aacf004c867d2c37247483a48427a8715b699d9e7a919f4007e13</originalsourceid><addsrcrecordid>eNo9kMtKAzEUhoMoWC8voJsB16m5ThJ3MlYtDFRtdRvSmZMypZ3UZIr07Z3a4tn8Z_Ff4EPohpIhpcTcz77K6XjICDVDpo2SRJ-gAZVSYdPfaf-TnGPNKDlHFyktCaFCGDJA72WIdREiPGSjFuJih0feN1UDbZdNNtAWJX6LYRHdeu3mK8imwXc_LgJ-At-0UGcfrm5CVoRNDBWkFOIVOvNuleD6qJfo83k0K15xOXkZF48lrjg3HeY0l47mORXOOFd5QkSlc1WziismlNDcCS2YclpROc-NqQ0oZ6jxghAFlF-iu0Nvv_y9hdTZZdjGtp-0jFHZ10umehc7uKoYUorg7SY2axd3lhK7R2f_0Nk9OntE14duD6EGAP4DOpdcEsJ_AZGNaRI</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2215165527</pqid></control><display><type>article</type><title>LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor</title><source>IEEE Xplore (Online service)</source><creator>Kultala, Heikki ; Viitanen, Timo ; Berg, Heikki ; Jaaskelainen, Pekka ; Multanen, Joonas ; Kokkonen, Mikko ; Raiskila, Kalle ; Zetterman, Tommi ; Takala, Jarmo</creator><creatorcontrib>Kultala, Heikki ; Viitanen, Timo ; Berg, Heikki ; Jaaskelainen, Pekka ; Multanen, Joonas ; Kokkonen, Mikko ; Raiskila, Kalle ; Zetterman, Tommi ; Takala, Jarmo</creatorcontrib><description>This paper proposes a single instruction multiple data (SIMD) processor, which is programmed with high-level OpenCL language. The low-power processor is customized for executing multiple-input-multiple-output (MIMO) detection algorithms at a high performance while consuming very little power making it suitable for software-defined radio (SDR) applications. The novel combination of SIMD operations on a transport programmed multicore datapath allows saving power on both the execution front end and the back end, leading to very good energy efficiency with a compiler programmable design. We demonstrate the feasibility of the architecture with the layered orthogonal lattice detector and minimum mean-square-error MIMO algorithms, which can be used as a software-defined radio implementation of the 3GPP local thermal equilibrium r11 standard. Compared to other state-of-the-art SDR architectures, the proposed design adds features that improve programmer productivity with an insignificant power and area impact.</description><identifier>ISSN: 1063-8210</identifier><identifier>EISSN: 1557-9999</identifier><identifier>DOI: 10.1109/TVLSI.2019.2897508</identifier><identifier>CODEN: IEVSE9</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Algorithms ; Application-specific instruction set processor (ASIP) ; Applications programs ; Computer architecture ; Coprocessors ; Detectors ; digital signal processor ; Energy conservation ; Energy efficiency ; Energy management ; Error detection ; Hardware ; Microprocessors ; MIMO communication ; multiple-input-multiple-output (MIMO) detector ; Power consumption ; Power demand ; Power management ; Radio frequency ; Registers ; Software ; Software radio ; vector processor</subject><ispartof>IEEE transactions on very large scale integration (VLSI) systems, 2019-05, Vol.27 (5), p.1029-1042</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c339t-3165a16614a9aacf004c867d2c37247483a48427a8715b699d9e7a919f4007e13</citedby><cites>FETCH-LOGICAL-c339t-3165a16614a9aacf004c867d2c37247483a48427a8715b699d9e7a919f4007e13</cites><orcidid>0000-0003-4864-7228 ; 0000-0001-8287-485X ; 0000-0003-0097-1010</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8653500$$EHTML$$P50$$Gieee$$Hfree_for_read</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>Kultala, Heikki</creatorcontrib><creatorcontrib>Viitanen, Timo</creatorcontrib><creatorcontrib>Berg, Heikki</creatorcontrib><creatorcontrib>Jaaskelainen, Pekka</creatorcontrib><creatorcontrib>Multanen, Joonas</creatorcontrib><creatorcontrib>Kokkonen, Mikko</creatorcontrib><creatorcontrib>Raiskila, Kalle</creatorcontrib><creatorcontrib>Zetterman, Tommi</creatorcontrib><creatorcontrib>Takala, Jarmo</creatorcontrib><title>LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor</title><title>IEEE transactions on very large scale integration (VLSI) systems</title><addtitle>TVLSI</addtitle><description>This paper proposes a single instruction multiple data (SIMD) processor, which is programmed with high-level OpenCL language. The low-power processor is customized for executing multiple-input-multiple-output (MIMO) detection algorithms at a high performance while consuming very little power making it suitable for software-defined radio (SDR) applications. The novel combination of SIMD operations on a transport programmed multicore datapath allows saving power on both the execution front end and the back end, leading to very good energy efficiency with a compiler programmable design. We demonstrate the feasibility of the architecture with the layered orthogonal lattice detector and minimum mean-square-error MIMO algorithms, which can be used as a software-defined radio implementation of the 3GPP local thermal equilibrium r11 standard. Compared to other state-of-the-art SDR architectures, the proposed design adds features that improve programmer productivity with an insignificant power and area impact.</description><subject>Algorithms</subject><subject>Application-specific instruction set processor (ASIP)</subject><subject>Applications programs</subject><subject>Computer architecture</subject><subject>Coprocessors</subject><subject>Detectors</subject><subject>digital signal processor</subject><subject>Energy conservation</subject><subject>Energy efficiency</subject><subject>Energy management</subject><subject>Error detection</subject><subject>Hardware</subject><subject>Microprocessors</subject><subject>MIMO communication</subject><subject>multiple-input-multiple-output (MIMO) detector</subject><subject>Power consumption</subject><subject>Power demand</subject><subject>Power management</subject><subject>Radio frequency</subject><subject>Registers</subject><subject>Software</subject><subject>Software radio</subject><subject>vector processor</subject><issn>1063-8210</issn><issn>1557-9999</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><sourceid>ESBDL</sourceid><recordid>eNo9kMtKAzEUhoMoWC8voJsB16m5ThJ3MlYtDFRtdRvSmZMypZ3UZIr07Z3a4tn8Z_Ff4EPohpIhpcTcz77K6XjICDVDpo2SRJ-gAZVSYdPfaf-TnGPNKDlHFyktCaFCGDJA72WIdREiPGSjFuJih0feN1UDbZdNNtAWJX6LYRHdeu3mK8imwXc_LgJ-At-0UGcfrm5CVoRNDBWkFOIVOvNuleD6qJfo83k0K15xOXkZF48lrjg3HeY0l47mORXOOFd5QkSlc1WziismlNDcCS2YclpROc-NqQ0oZ6jxghAFlF-iu0Nvv_y9hdTZZdjGtp-0jFHZ10umehc7uKoYUorg7SY2axd3lhK7R2f_0Nk9OntE14duD6EGAP4DOpdcEsJ_AZGNaRI</recordid><startdate>20190501</startdate><enddate>20190501</enddate><creator>Kultala, Heikki</creator><creator>Viitanen, Timo</creator><creator>Berg, Heikki</creator><creator>Jaaskelainen, Pekka</creator><creator>Multanen, Joonas</creator><creator>Kokkonen, Mikko</creator><creator>Raiskila, Kalle</creator><creator>Zetterman, Tommi</creator><creator>Takala, Jarmo</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>ESBDL</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0003-4864-7228</orcidid><orcidid>https://orcid.org/0000-0001-8287-485X</orcidid><orcidid>https://orcid.org/0000-0003-0097-1010</orcidid></search><sort><creationdate>20190501</creationdate><title>LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor</title><author>Kultala, Heikki ; Viitanen, Timo ; Berg, Heikki ; Jaaskelainen, Pekka ; Multanen, Joonas ; Kokkonen, Mikko ; Raiskila, Kalle ; Zetterman, Tommi ; Takala, Jarmo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c339t-3165a16614a9aacf004c867d2c37247483a48427a8715b699d9e7a919f4007e13</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Algorithms</topic><topic>Application-specific instruction set processor (ASIP)</topic><topic>Applications programs</topic><topic>Computer architecture</topic><topic>Coprocessors</topic><topic>Detectors</topic><topic>digital signal processor</topic><topic>Energy conservation</topic><topic>Energy efficiency</topic><topic>Energy management</topic><topic>Error detection</topic><topic>Hardware</topic><topic>Microprocessors</topic><topic>MIMO communication</topic><topic>multiple-input-multiple-output (MIMO) detector</topic><topic>Power consumption</topic><topic>Power demand</topic><topic>Power management</topic><topic>Radio frequency</topic><topic>Registers</topic><topic>Software</topic><topic>Software radio</topic><topic>vector processor</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Kultala, Heikki</creatorcontrib><creatorcontrib>Viitanen, Timo</creatorcontrib><creatorcontrib>Berg, Heikki</creatorcontrib><creatorcontrib>Jaaskelainen, Pekka</creatorcontrib><creatorcontrib>Multanen, Joonas</creatorcontrib><creatorcontrib>Kokkonen, Mikko</creatorcontrib><creatorcontrib>Raiskila, Kalle</creatorcontrib><creatorcontrib>Zetterman, Tommi</creatorcontrib><creatorcontrib>Takala, Jarmo</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE Xplore Open Access Journals</collection><collection>IEEE All-Society Periodicals Package (ASPP) Online</collection><collection>IEEE Xplore</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Kultala, Heikki</au><au>Viitanen, Timo</au><au>Berg, Heikki</au><au>Jaaskelainen, Pekka</au><au>Multanen, Joonas</au><au>Kokkonen, Mikko</au><au>Raiskila, Kalle</au><au>Zetterman, Tommi</au><au>Takala, Jarmo</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor</atitle><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle><stitle>TVLSI</stitle><date>2019-05-01</date><risdate>2019</risdate><volume>27</volume><issue>5</issue><spage>1029</spage><epage>1042</epage><pages>1029-1042</pages><issn>1063-8210</issn><eissn>1557-9999</eissn><coden>IEVSE9</coden><abstract>This paper proposes a single instruction multiple data (SIMD) processor, which is programmed with high-level OpenCL language. The low-power processor is customized for executing multiple-input-multiple-output (MIMO) detection algorithms at a high performance while consuming very little power making it suitable for software-defined radio (SDR) applications. The novel combination of SIMD operations on a transport programmed multicore datapath allows saving power on both the execution front end and the back end, leading to very good energy efficiency with a compiler programmable design. We demonstrate the feasibility of the architecture with the layered orthogonal lattice detector and minimum mean-square-error MIMO algorithms, which can be used as a software-defined radio implementation of the 3GPP local thermal equilibrium r11 standard. Compared to other state-of-the-art SDR architectures, the proposed design adds features that improve programmer productivity with an insignificant power and area impact.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TVLSI.2019.2897508</doi><tpages>14</tpages><orcidid>https://orcid.org/0000-0003-4864-7228</orcidid><orcidid>https://orcid.org/0000-0001-8287-485X</orcidid><orcidid>https://orcid.org/0000-0003-0097-1010</orcidid><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 1063-8210
ispartof IEEE transactions on very large scale integration (VLSI) systems, 2019-05, Vol.27 (5), p.1029-1042
issn 1063-8210
1557-9999
language eng
recordid cdi_ieee_primary_8653500
source IEEE Xplore (Online service)
subjects Algorithms
Application-specific instruction set processor (ASIP)
Applications programs
Computer architecture
Coprocessors
Detectors
digital signal processor
Energy conservation
Energy efficiency
Energy management
Error detection
Hardware
Microprocessors
MIMO communication
multiple-input-multiple-output (MIMO) detector
Power consumption
Power demand
Power management
Radio frequency
Registers
Software
Software radio
vector processor
title LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T13%3A03%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=LordCore:%20Energy-Efficient%20OpenCL-Programmable%20Software-Defined%20Radio%20Coprocessor&rft.jtitle=IEEE%20transactions%20on%20very%20large%20scale%20integration%20(VLSI)%20systems&rft.au=Kultala,%20Heikki&rft.date=2019-05-01&rft.volume=27&rft.issue=5&rft.spage=1029&rft.epage=1042&rft.pages=1029-1042&rft.issn=1063-8210&rft.eissn=1557-9999&rft.coden=IEVSE9&rft_id=info:doi/10.1109/TVLSI.2019.2897508&rft_dat=%3Cproquest_ieee_%3E2215165527%3C/proquest_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c339t-3165a16614a9aacf004c867d2c37247483a48427a8715b699d9e7a919f4007e13%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2215165527&rft_id=info:pmid/&rft_ieee_id=8653500&rfr_iscdi=true