HyHeMPS: A Hybrid Communication Infrastructure for MPSoCs

The increasing integration of many processing elements inside the same die has been raising the need to create efficient communication infrastructures. Different structures have been exploited to interconnect those elements, such as NoCs, crossbars and buses, each one being commonly employed separat...

Full description

Saved in:
Bibliographic Details
Main Authors: Follmann Faccenda, Rafael, Lima De Freitas, Luana, Beck Rutzig, Mateus
Format: Conference Proceeding
Language:English
Subjects:
Benchmark testing
Communication Infrastructure
NoC
Program processors
Proposals
Statistical analysis
System-on-chip
Task analysis
Topology
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The increasing integration of many processing elements inside the same die has been raising the need to create efficient communication infrastructures. Different structures have been exploited to interconnect those elements, such as NoCs, crossbars and buses, each one being commonly employed separately. However, current MPSoCs have faced severe design constraints that must balance area and communication efficiency. This work exploits, over a quantitative analysis, the feasibility of the separate employment of Shared Bus, NoC and Crossbar. Such analysis suggests that the utilization of an one-exclusive infrastructure is not ideal to balance the area and execution time. So, the second contribution of this work is the proposal of HyHeMPS (Hybrid-Hermes Multiprocessor System on chip) which merges the concepts of the three analyzed communication infrastructures (Bus, NoC, Crossbar) in a single platform. Results show that the proposed hybrid infrastructure can be used to balance the on chip communication constraints since it maintains performance of a 4x4 NoC saving up to 25% of chip area.
ISSN:2324-7894
DOI:10.1109/SBESC.2018.00043