An Asynchronous Analog to Digital Converter for Video Camera Applications

This paper proposes an asynchronous analog to digital converter (ADC) for wireless surveillance video camera applications. The proposed architecture is based on a nonuniform sampling, whose sampling instants depend on the input voltage amplitude. The proposed design has the power performance advanta...

Full description

Saved in:
Bibliographic Details
Main Authors: Sunil, R., Siddharth, R.K., Nithin Kumar, Y.B., Vasantha, M.H.
Format: Conference Proceeding
Language:English
Subjects:
Analog to Digital Converter (ADC)
Analog-digital conversion
Asynchronous Logic
Cameras
Clocks
Dynamic Comparator
Latches
Power demand
Sensors
Wireless sensor networks
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 180
container_issue
container_start_page 175
container_title
container_volume
creator Sunil, R.
Siddharth, R.K.
Nithin Kumar, Y.B.
Vasantha, M.H.
description This paper proposes an asynchronous analog to digital converter (ADC) for wireless surveillance video camera applications. The proposed architecture is based on a nonuniform sampling, whose sampling instants depend on the input voltage amplitude. The proposed design has the power performance advantage, by using a power down comparator, for an input voltage close to the extreme values. Thus, the proposed architecture is suitable for the applications in which the input signal rarely assumes voltage values closer to the mid-range amplitude voltage. The design is simulated, at the transistor level, in a 180-nm CMOS technology. The results show that about 96.7% of the power can be saved in the best case (input voltage in the vicinity of extreme values) when compared to a conventional flash ADC.
doi_str_mv 10.1109/ISVLSI.2019.00040
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_8839492</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8839492</ieee_id><sourcerecordid>8839492</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-61534502c04d98b26c8146ceb48b0fdd64248d20499fb6b38b264f83fd7222e83</originalsourceid><addsrcrecordid>eNotjs1KxDAYAKMguK77AOIlL9D65adNciz1r1DwsLrXJW2SNdJNSlKFfXsVPc1lGAahGwIlIaDuuu2u33YlBaJKAOBwhjZKSCKoJIwpQs7RipJKFYwLcYmucv4AYJJwukJdE3CTT2F8TzHEz4yboKd4wEvE9_7gFz3hNoYvmxabsIsJ77yxEbf6aJPGzTxPftSLjyFfowunp2w3_1yjt8eH1_a56F-eurbpC09EtRQ1qRivgI7AjZIDrcefkXq0A5cDOGNqTrk0FLhSbqgH9qtwJ5kzglJqJVuj27-ut9bu5-SPOp32UjLFFWXft8dMAA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An Asynchronous Analog to Digital Converter for Video Camera Applications</title><source>IEEE Xplore All Conference Series</source><creator>Sunil, R. ; Siddharth, R.K. ; Nithin Kumar, Y.B. ; Vasantha, M.H.</creator><creatorcontrib>Sunil, R. ; Siddharth, R.K. ; Nithin Kumar, Y.B. ; Vasantha, M.H.</creatorcontrib><description>This paper proposes an asynchronous analog to digital converter (ADC) for wireless surveillance video camera applications. The proposed architecture is based on a nonuniform sampling, whose sampling instants depend on the input voltage amplitude. The proposed design has the power performance advantage, by using a power down comparator, for an input voltage close to the extreme values. Thus, the proposed architecture is suitable for the applications in which the input signal rarely assumes voltage values closer to the mid-range amplitude voltage. The design is simulated, at the transistor level, in a 180-nm CMOS technology. The results show that about 96.7% of the power can be saved in the best case (input voltage in the vicinity of extreme values) when compared to a conventional flash ADC.</description><identifier>EISSN: 2159-3477</identifier><identifier>EISBN: 9781728133911</identifier><identifier>EISBN: 1728133912</identifier><identifier>DOI: 10.1109/ISVLSI.2019.00040</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analog to Digital Converter (ADC) ; Analog-digital conversion ; Asynchronous Logic ; Cameras ; Clocks ; Dynamic Comparator ; Latches ; Power demand ; Sensors ; Wireless sensor networks</subject><ispartof>2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2019, p.175-180</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8839492$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8839492$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Sunil, R.</creatorcontrib><creatorcontrib>Siddharth, R.K.</creatorcontrib><creatorcontrib>Nithin Kumar, Y.B.</creatorcontrib><creatorcontrib>Vasantha, M.H.</creatorcontrib><title>An Asynchronous Analog to Digital Converter for Video Camera Applications</title><title>2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</title><addtitle>ISVLSI</addtitle><description>This paper proposes an asynchronous analog to digital converter (ADC) for wireless surveillance video camera applications. The proposed architecture is based on a nonuniform sampling, whose sampling instants depend on the input voltage amplitude. The proposed design has the power performance advantage, by using a power down comparator, for an input voltage close to the extreme values. Thus, the proposed architecture is suitable for the applications in which the input signal rarely assumes voltage values closer to the mid-range amplitude voltage. The design is simulated, at the transistor level, in a 180-nm CMOS technology. The results show that about 96.7% of the power can be saved in the best case (input voltage in the vicinity of extreme values) when compared to a conventional flash ADC.</description><subject>Analog to Digital Converter (ADC)</subject><subject>Analog-digital conversion</subject><subject>Asynchronous Logic</subject><subject>Cameras</subject><subject>Clocks</subject><subject>Dynamic Comparator</subject><subject>Latches</subject><subject>Power demand</subject><subject>Sensors</subject><subject>Wireless sensor networks</subject><issn>2159-3477</issn><isbn>9781728133911</isbn><isbn>1728133912</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2019</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotjs1KxDAYAKMguK77AOIlL9D65adNciz1r1DwsLrXJW2SNdJNSlKFfXsVPc1lGAahGwIlIaDuuu2u33YlBaJKAOBwhjZKSCKoJIwpQs7RipJKFYwLcYmucv4AYJJwukJdE3CTT2F8TzHEz4yboKd4wEvE9_7gFz3hNoYvmxabsIsJ77yxEbf6aJPGzTxPftSLjyFfowunp2w3_1yjt8eH1_a56F-eurbpC09EtRQ1qRivgI7AjZIDrcefkXq0A5cDOGNqTrk0FLhSbqgH9qtwJ5kzglJqJVuj27-ut9bu5-SPOp32UjLFFWXft8dMAA</recordid><startdate>201907</startdate><enddate>201907</enddate><creator>Sunil, R.</creator><creator>Siddharth, R.K.</creator><creator>Nithin Kumar, Y.B.</creator><creator>Vasantha, M.H.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201907</creationdate><title>An Asynchronous Analog to Digital Converter for Video Camera Applications</title><author>Sunil, R. ; Siddharth, R.K. ; Nithin Kumar, Y.B. ; Vasantha, M.H.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-61534502c04d98b26c8146ceb48b0fdd64248d20499fb6b38b264f83fd7222e83</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Analog to Digital Converter (ADC)</topic><topic>Analog-digital conversion</topic><topic>Asynchronous Logic</topic><topic>Cameras</topic><topic>Clocks</topic><topic>Dynamic Comparator</topic><topic>Latches</topic><topic>Power demand</topic><topic>Sensors</topic><topic>Wireless sensor networks</topic><toplevel>online_resources</toplevel><creatorcontrib>Sunil, R.</creatorcontrib><creatorcontrib>Siddharth, R.K.</creatorcontrib><creatorcontrib>Nithin Kumar, Y.B.</creatorcontrib><creatorcontrib>Vasantha, M.H.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sunil, R.</au><au>Siddharth, R.K.</au><au>Nithin Kumar, Y.B.</au><au>Vasantha, M.H.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An Asynchronous Analog to Digital Converter for Video Camera Applications</atitle><btitle>2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</btitle><stitle>ISVLSI</stitle><date>2019-07</date><risdate>2019</risdate><spage>175</spage><epage>180</epage><pages>175-180</pages><eissn>2159-3477</eissn><eisbn>9781728133911</eisbn><eisbn>1728133912</eisbn><abstract>This paper proposes an asynchronous analog to digital converter (ADC) for wireless surveillance video camera applications. The proposed architecture is based on a nonuniform sampling, whose sampling instants depend on the input voltage amplitude. The proposed design has the power performance advantage, by using a power down comparator, for an input voltage close to the extreme values. Thus, the proposed architecture is suitable for the applications in which the input signal rarely assumes voltage values closer to the mid-range amplitude voltage. The design is simulated, at the transistor level, in a 180-nm CMOS technology. The results show that about 96.7% of the power can be saved in the best case (input voltage in the vicinity of extreme values) when compared to a conventional flash ADC.</abstract><pub>IEEE</pub><doi>10.1109/ISVLSI.2019.00040</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 2159-3477
ispartof 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2019, p.175-180
issn 2159-3477
language eng
recordid cdi_ieee_primary_8839492
source IEEE Xplore All Conference Series
subjects Analog to Digital Converter (ADC)
Analog-digital conversion
Asynchronous Logic
Cameras
Clocks
Dynamic Comparator
Latches
Power demand
Sensors
Wireless sensor networks
title An Asynchronous Analog to Digital Converter for Video Camera Applications
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T03%3A19%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20Asynchronous%20Analog%20to%20Digital%20Converter%20for%20Video%20Camera%20Applications&rft.btitle=2019%20IEEE%20Computer%20Society%20Annual%20Symposium%20on%20VLSI%20(ISVLSI)&rft.au=Sunil,%20R.&rft.date=2019-07&rft.spage=175&rft.epage=180&rft.pages=175-180&rft.eissn=2159-3477&rft_id=info:doi/10.1109/ISVLSI.2019.00040&rft.eisbn=9781728133911&rft.eisbn_list=1728133912&rft_dat=%3Cieee_CHZPO%3E8839492%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-61534502c04d98b26c8146ceb48b0fdd64248d20499fb6b38b264f83fd7222e83%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=8839492&rfr_iscdi=true