Multilevel Voltage-Source Converter Topologies With Internal Parallel Modularity

This article presents a new multilevel converter topology synthesis concept-the internal parallel converter (IPC). In the IPC concept, each phase of an IPC topology consists of one low switching frequency part and several parallel-connected high switching frequency (HSF) modules. Compared to existin...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on industry applications 2020-01, Vol.56 (1), p.378-389
Main Authors: Quan, Zhongyi, Li, Yun Wei
Format: Article
Language:English
Subjects:
Capacitors
Converters
Electric potential
Electronics
Insulated gate bipolar transistors
Interleaving pulsewidth modulation
Modularity
Modules
multilevel converter topology
Parallel connected
parallel converter
Stress
Switches
Switching
Switching frequency
Synthesis
Topology
Voltage
Voltage control
wide band-gap semiconductors
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This article presents a new multilevel converter topology synthesis concept-the internal parallel converter (IPC). In the IPC concept, each phase of an IPC topology consists of one low switching frequency part and several parallel-connected high switching frequency (HSF) modules. Compared to existing topology synthesis principles, the IPC topologies feature the merits such as reduced device current stress, modularity, hybrid utilization of different types of devices, etc. Also, by interleaving the HSF modules, the number of output voltage levels can be increased without complicating the control of the converter. Detailed discussions on the advantages of the IPC concept are presented in this article. Two example topologies are introduced and adopted in simulation and experiment. The results of the interleaving operation show that the number of output voltage levels can be effectively increased, demonstrating the functionalities of the proposed IPC topologies.
ISSN:0093-9994
1939-9367
DOI:10.1109/TIA.2019.2941924