A hybrid morphology processing units architecture for real-time video segmentation systems

In this paper, we propose a hybrid morphology processing units architecture for real-time video segmentation systems. It contains two parts: a gray-level part and a binary part. A partial-result-reuse technique is applied to reduce the hardware cost of gray-level part. For the target of high through...

Full description

Saved in:
Bibliographic Details
Main Authors: Shao-Yi Chien, Yu-Wen Huang, Shyh-Yih Ma, Liang-Gee Chen
Format: Conference Proceeding
Language:English
Subjects:
Background noise
Change detection algorithms
Costs
Filters
Hardware
Morphological operations
Morphology
Noise cancellation
Real time systems
Throughput
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 278 vol. 5
container_issue
container_start_page 275
container_title
container_volume 5
creator Shao-Yi Chien
Yu-Wen Huang
Shyh-Yih Ma
Liang-Gee Chen
description In this paper, we propose a hybrid morphology processing units architecture for real-time video segmentation systems. It contains two parts: a gray-level part and a binary part. A partial-result-reuse technique is applied to reduce the hardware cost of gray-level part. For the target of high throughput and flexibility, the binary part is implemented with a programmable PE array. Simulation shows the proposed hardware architecture is efficient in both hardware complexity and memory organization.
doi_str_mv 10.1109/ISCAS.2001.922038
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_922038</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>922038</ieee_id><sourcerecordid>922038</sourcerecordid><originalsourceid>FETCH-LOGICAL-i1308-7c01ba0f9f5e8a68268ad5c944b76ca18aa51ca809a237f9178b6b01b0ef114e3</originalsourceid><addsrcrecordid>eNotkM1qhDAUhQOl0DL1AdpVXkCbmKjJUqQ_AwNdTLvpZrjGq6aoGZJMwbevMD0c-FbnWxxCHjnLOGf6eX9s6mOWM8YznedMqBuS6EqxraIsVVHckSSEH7ZFFlJKcU--azqurbcdnZ0_j25yw0rP3hkMwS4DvSw2BgrejDaiiRePtHeeeoQpjXZG-ms7dDTgMOMSIVq30LCGiHN4ILc9TAGTf-7I1-vLZ_OeHj7e9k19SC0XTKWVYbwF1uu-QAWlyksFXWG0lG1VGuAKoOAGFNOQi6rXvFJt2W4bhj3nEsWOPF29FhFPZ29n8OvpeoD4Azs5Utc</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A hybrid morphology processing units architecture for real-time video segmentation systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Shao-Yi Chien ; Yu-Wen Huang ; Shyh-Yih Ma ; Liang-Gee Chen</creator><creatorcontrib>Shao-Yi Chien ; Yu-Wen Huang ; Shyh-Yih Ma ; Liang-Gee Chen</creatorcontrib><description>In this paper, we propose a hybrid morphology processing units architecture for real-time video segmentation systems. It contains two parts: a gray-level part and a binary part. A partial-result-reuse technique is applied to reduce the hardware cost of gray-level part. For the target of high throughput and flexibility, the binary part is implemented with a programmable PE array. Simulation shows the proposed hardware architecture is efficient in both hardware complexity and memory organization.</description><identifier>ISBN: 9780780366855</identifier><identifier>ISBN: 0780366859</identifier><identifier>DOI: 10.1109/ISCAS.2001.922038</identifier><language>eng</language><publisher>IEEE</publisher><subject>Background noise ; Change detection algorithms ; Costs ; Filters ; Hardware ; Morphological operations ; Morphology ; Noise cancellation ; Real time systems ; Throughput</subject><ispartof>ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), 2001, Vol.5, p.275-278 vol. 5</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/922038$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/922038$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Shao-Yi Chien</creatorcontrib><creatorcontrib>Yu-Wen Huang</creatorcontrib><creatorcontrib>Shyh-Yih Ma</creatorcontrib><creatorcontrib>Liang-Gee Chen</creatorcontrib><title>A hybrid morphology processing units architecture for real-time video segmentation systems</title><title>ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)</title><addtitle>ISCAS</addtitle><description>In this paper, we propose a hybrid morphology processing units architecture for real-time video segmentation systems. It contains two parts: a gray-level part and a binary part. A partial-result-reuse technique is applied to reduce the hardware cost of gray-level part. For the target of high throughput and flexibility, the binary part is implemented with a programmable PE array. Simulation shows the proposed hardware architecture is efficient in both hardware complexity and memory organization.</description><subject>Background noise</subject><subject>Change detection algorithms</subject><subject>Costs</subject><subject>Filters</subject><subject>Hardware</subject><subject>Morphological operations</subject><subject>Morphology</subject><subject>Noise cancellation</subject><subject>Real time systems</subject><subject>Throughput</subject><isbn>9780780366855</isbn><isbn>0780366859</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2001</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkM1qhDAUhQOl0DL1AdpVXkCbmKjJUqQ_AwNdTLvpZrjGq6aoGZJMwbevMD0c-FbnWxxCHjnLOGf6eX9s6mOWM8YznedMqBuS6EqxraIsVVHckSSEH7ZFFlJKcU--azqurbcdnZ0_j25yw0rP3hkMwS4DvSw2BgrejDaiiRePtHeeeoQpjXZG-ms7dDTgMOMSIVq30LCGiHN4ILc9TAGTf-7I1-vLZ_OeHj7e9k19SC0XTKWVYbwF1uu-QAWlyksFXWG0lG1VGuAKoOAGFNOQi6rXvFJt2W4bhj3nEsWOPF29FhFPZ29n8OvpeoD4Azs5Utc</recordid><startdate>2001</startdate><enddate>2001</enddate><creator>Shao-Yi Chien</creator><creator>Yu-Wen Huang</creator><creator>Shyh-Yih Ma</creator><creator>Liang-Gee Chen</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2001</creationdate><title>A hybrid morphology processing units architecture for real-time video segmentation systems</title><author>Shao-Yi Chien ; Yu-Wen Huang ; Shyh-Yih Ma ; Liang-Gee Chen</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i1308-7c01ba0f9f5e8a68268ad5c944b76ca18aa51ca809a237f9178b6b01b0ef114e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2001</creationdate><topic>Background noise</topic><topic>Change detection algorithms</topic><topic>Costs</topic><topic>Filters</topic><topic>Hardware</topic><topic>Morphological operations</topic><topic>Morphology</topic><topic>Noise cancellation</topic><topic>Real time systems</topic><topic>Throughput</topic><toplevel>online_resources</toplevel><creatorcontrib>Shao-Yi Chien</creatorcontrib><creatorcontrib>Yu-Wen Huang</creatorcontrib><creatorcontrib>Shyh-Yih Ma</creatorcontrib><creatorcontrib>Liang-Gee Chen</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Shao-Yi Chien</au><au>Yu-Wen Huang</au><au>Shyh-Yih Ma</au><au>Liang-Gee Chen</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A hybrid morphology processing units architecture for real-time video segmentation systems</atitle><btitle>ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)</btitle><stitle>ISCAS</stitle><date>2001</date><risdate>2001</risdate><volume>5</volume><spage>275</spage><epage>278 vol. 5</epage><pages>275-278 vol. 5</pages><isbn>9780780366855</isbn><isbn>0780366859</isbn><abstract>In this paper, we propose a hybrid morphology processing units architecture for real-time video segmentation systems. It contains two parts: a gray-level part and a binary part. A partial-result-reuse technique is applied to reduce the hardware cost of gray-level part. For the target of high throughput and flexibility, the binary part is implemented with a programmable PE array. Simulation shows the proposed hardware architecture is efficient in both hardware complexity and memory organization.</abstract><pub>IEEE</pub><doi>10.1109/ISCAS.2001.922038</doi><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9780780366855
ispartof ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), 2001, Vol.5, p.275-278 vol. 5
issn
language eng
recordid cdi_ieee_primary_922038
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Background noise
Change detection algorithms
Costs
Filters
Hardware
Morphological operations
Morphology
Noise cancellation
Real time systems
Throughput
title A hybrid morphology processing units architecture for real-time video segmentation systems
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T21%3A46%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20hybrid%20morphology%20processing%20units%20architecture%20for%20real-time%20video%20segmentation%20systems&rft.btitle=ISCAS%202001.%20The%202001%20IEEE%20International%20Symposium%20on%20Circuits%20and%20Systems%20(Cat.%20No.01CH37196)&rft.au=Shao-Yi%20Chien&rft.date=2001&rft.volume=5&rft.spage=275&rft.epage=278%20vol.%205&rft.pages=275-278%20vol.%205&rft.isbn=9780780366855&rft.isbn_list=0780366859&rft_id=info:doi/10.1109/ISCAS.2001.922038&rft_dat=%3Cieee_6IE%3E922038%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i1308-7c01ba0f9f5e8a68268ad5c944b76ca18aa51ca809a237f9178b6b01b0ef114e3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=922038&rfr_iscdi=true