A reconfigurable multilevel parallel graphics cache memory with 75 GB/s parallel cache replacement bandwidth

A dedicated single-chip multilevel parallel graphics cache memory for high-speed parallel texture mapping in PC graphics has been fabricated by a 0.16 /spl mu/m DRAM technology. The proposed cache architecture is composed of four components: 1) an 8 MB DRAM L2 cache, 2) eight 16 KB SRAM L1 parallel...

Full description

Saved in:
Bibliographic Details
Main Authors: Se-Jeong Park, Jeong-Su Kim, Ramchan Woo, Se-Joong Lee, Kang-Min Lee, Tae-Hum Yang, Jin-Yong Jung, Hoi-Jun Yoo
Format: Conference Proceeding
Language:English
Subjects:
Bandwidth
Cache memory
Energy consumption
Filters
Graphics
Layout
Pipelines
Random access memory
Surface texture
System performance
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A dedicated single-chip multilevel parallel graphics cache memory for high-speed parallel texture mapping in PC graphics has been fabricated by a 0.16 /spl mu/m DRAM technology. The proposed cache architecture is composed of four components: 1) an 8 MB DRAM L2 cache, 2) eight 16 KB SRAM L1 parallel caches, 3) eight pipelined texture data filters, 4) serial-to-parallel latches. The refill bandwidth of the parallel L1 cache is maximized up to 75 GB/sec by a hidden double data transfer scheme between the L2 and L1 caches. Furthermore, by adaptive sub-wordline activation scheme, the line sizes of the L2 and L1 caches are reconfigurable for achieving optimal cache miss rate and lower power consumption. The SRAM L1 caches and the texture filters by use of parallel pipelined structures result in higher system performance.
DOI:10.1109/VLSIC.2001.934250