Early-late gate receiving for Bluetooth packet

An efficient early-late gate scheme for Bluetooth packet receiving had been proposed. It eliminates the use of an Analog-to-Digital Converter (ADC) and expends only hundred gate counts to implement the timing recovery. Simulation with complete Bluetooth V1.0 baseband and radio specifications had bee...

Full description

Saved in:
Bibliographic Details
Main Authors: Chia-Sheng Peng, Ming-Hung Chang, Kuei-Ann Wen
Format: Conference Proceeding
Language:English
Subjects:
Baseband
Bluetooth
Circuits
Clocks
Communication cables
Correlators
Field programmable gate arrays
Frequency conversion
Frequency synthesizers
Timing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:An efficient early-late gate scheme for Bluetooth packet receiving had been proposed. It eliminates the use of an Analog-to-Digital Converter (ADC) and expends only hundred gate counts to implement the timing recovery. Simulation with complete Bluetooth V1.0 baseband and radio specifications had been established to confirm the timing recovery algorithm. Field programmable gate arrays (FPGA) emulation and ASIC implementation had all been completed for performance analysis.
ISSN:1524-766X
2690-8174
DOI:10.1109/VTSA.2001.934482