Loading…

29.6 A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40A/mm2 Current Density and 1mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS

Although the number of cores is increasing continuously in modern microprocessors for applications such as HPC and AI, the available power is strictly limited by the thermal power budget. To overcome this limitation, recently, each core has been implemented with a dedicated integrated voltage regula...

Full description

Saved in:
Bibliographic Details
Main Authors: Jung, Dong-Hoon, Kong, Tae-Hwang, Yang, Jun-Hyeok, Kim, SangHo, Kim, Kwangho, Park, Jeongpyo, Choi, Michael, Shin, Jongshin
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 416
container_issue
container_start_page 414
container_title
container_volume 64
creator Jung, Dong-Hoon
Kong, Tae-Hwang
Yang, Jun-Hyeok
Kim, SangHo
Kim, Kwangho
Park, Jeongpyo
Choi, Michael
Shin, Jongshin
description Although the number of cores is increasing continuously in modern microprocessors for applications such as HPC and AI, the available power is strictly limited by the thermal power budget. To overcome this limitation, recently, each core has been implemented with a dedicated integrated voltage regulator to increase the efficiency of power usage. Distributed digital LDO (DLDO) is a powerful solution for the integrated voltage regulator because it can supply uniform power over the entire core with reduced IR drop and help the thermal management [1- 4]. In the previous distributed DLDOs [1- 3], even though all LDO outputs are connected to drive the power-delivery network, the LDOs operate independently using their own controller, which occupies a large portion of the LDO size. Therefore, the current density in these types of structures is low. In [4], the distributed DLDO uses a dual-loop structure. In this scheme, the high current density can be achieved because the four shared global controllers control the 16 local LDOs (LLDOs) for highly accurate regulation. However, the LLDOs consume large quiescent current since they operate at a switching frequency of several-GHz for a fast transient response. Besides, the load current range is narrow due to the small switching duty-cycle range of the power FETs. Because of these drawbacks, the structure proposed in [4] has limitations in practical applications.
doi_str_mv 10.1109/ISSCC42613.2021.9365964
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_9365964</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9365964</ieee_id><sourcerecordid>9365964</sourcerecordid><originalsourceid>FETCH-LOGICAL-i118t-d40631cc6ea0ca6e107681b491bbce290207b2d03fcb16de3ae9ccd8fd5382d63</originalsourceid><addsrcrecordid>eNotkM1OwkAUhUcTExF5AhfeF2iZnzLtLJviDwmERCAuybRzgWvagbSDyuP4pmJkdU7ynXyLw9ij4LEQ3Awni0VRJFILFUsuRWyUHhmdXLGBSTORykyYUWL4NetJleoo01zfsruu--Ccn4dZj_1IE2vIYUxdaKk8BnTnvqVga5iO5_BFYQdLajCaHetAhxq_yW-hsDWVrQ209zDd7w-QVzvCzz-U8HzYNBKKY9uiDzBG31E4gfUORJNHYR_pOMlhVYfWRu_k8GywDt6s3yKQh5Fv4Jn889MSitl8cc9uNrbucHDJPludUfEaTecvkyKfRiREFiKXcK1EVWm0vLIaBU91JsrEiLKsUBoueVpKx9WmKoV2qCyaqnLZxo1UJp1Wffbw7yVEXB9aamx7Wl8eVb9WUWnV</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>29.6 A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40A/mm2 Current Density and 1mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS</title><source>IEEE Xplore All Conference Series</source><creator>Jung, Dong-Hoon ; Kong, Tae-Hwang ; Yang, Jun-Hyeok ; Kim, SangHo ; Kim, Kwangho ; Park, Jeongpyo ; Choi, Michael ; Shin, Jongshin</creator><creatorcontrib>Jung, Dong-Hoon ; Kong, Tae-Hwang ; Yang, Jun-Hyeok ; Kim, SangHo ; Kim, Kwangho ; Park, Jeongpyo ; Choi, Michael ; Shin, Jongshin</creatorcontrib><description>Although the number of cores is increasing continuously in modern microprocessors for applications such as HPC and AI, the available power is strictly limited by the thermal power budget. To overcome this limitation, recently, each core has been implemented with a dedicated integrated voltage regulator to increase the efficiency of power usage. Distributed digital LDO (DLDO) is a powerful solution for the integrated voltage regulator because it can supply uniform power over the entire core with reduced IR drop and help the thermal management [1- 4]. In the previous distributed DLDOs [1- 3], even though all LDO outputs are connected to drive the power-delivery network, the LDOs operate independently using their own controller, which occupies a large portion of the LDO size. Therefore, the current density in these types of structures is low. In [4], the distributed DLDO uses a dual-loop structure. In this scheme, the high current density can be achieved because the four shared global controllers control the 16 local LDOs (LLDOs) for highly accurate regulation. However, the LLDOs consume large quiescent current since they operate at a switching frequency of several-GHz for a fast transient response. Besides, the load current range is narrow due to the small switching duty-cycle range of the power FETs. Because of these drawbacks, the structure proposed in [4] has limitations in practical applications.</description><identifier>EISSN: 2376-8606</identifier><identifier>EISBN: 9781728195490</identifier><identifier>EISBN: 1728195497</identifier><identifier>DOI: 10.1109/ISSCC42613.2021.9365964</identifier><language>eng</language><publisher>IEEE</publisher><subject>Current density ; Regulators ; Switches ; Switching frequency ; Thermal management ; Transient response ; Voltage control</subject><ispartof>2021 IEEE International Solid- State Circuits Conference (ISSCC), 2021, Vol.64, p.414-416</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9365964$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9365964$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Jung, Dong-Hoon</creatorcontrib><creatorcontrib>Kong, Tae-Hwang</creatorcontrib><creatorcontrib>Yang, Jun-Hyeok</creatorcontrib><creatorcontrib>Kim, SangHo</creatorcontrib><creatorcontrib>Kim, Kwangho</creatorcontrib><creatorcontrib>Park, Jeongpyo</creatorcontrib><creatorcontrib>Choi, Michael</creatorcontrib><creatorcontrib>Shin, Jongshin</creatorcontrib><title>29.6 A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40A/mm2 Current Density and 1mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS</title><title>2021 IEEE International Solid- State Circuits Conference (ISSCC)</title><addtitle>ISSCC</addtitle><description>Although the number of cores is increasing continuously in modern microprocessors for applications such as HPC and AI, the available power is strictly limited by the thermal power budget. To overcome this limitation, recently, each core has been implemented with a dedicated integrated voltage regulator to increase the efficiency of power usage. Distributed digital LDO (DLDO) is a powerful solution for the integrated voltage regulator because it can supply uniform power over the entire core with reduced IR drop and help the thermal management [1- 4]. In the previous distributed DLDOs [1- 3], even though all LDO outputs are connected to drive the power-delivery network, the LDOs operate independently using their own controller, which occupies a large portion of the LDO size. Therefore, the current density in these types of structures is low. In [4], the distributed DLDO uses a dual-loop structure. In this scheme, the high current density can be achieved because the four shared global controllers control the 16 local LDOs (LLDOs) for highly accurate regulation. However, the LLDOs consume large quiescent current since they operate at a switching frequency of several-GHz for a fast transient response. Besides, the load current range is narrow due to the small switching duty-cycle range of the power FETs. Because of these drawbacks, the structure proposed in [4] has limitations in practical applications.</description><subject>Current density</subject><subject>Regulators</subject><subject>Switches</subject><subject>Switching frequency</subject><subject>Thermal management</subject><subject>Transient response</subject><subject>Voltage control</subject><issn>2376-8606</issn><isbn>9781728195490</isbn><isbn>1728195497</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2021</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkM1OwkAUhUcTExF5AhfeF2iZnzLtLJviDwmERCAuybRzgWvagbSDyuP4pmJkdU7ynXyLw9ij4LEQ3Awni0VRJFILFUsuRWyUHhmdXLGBSTORykyYUWL4NetJleoo01zfsruu--Ccn4dZj_1IE2vIYUxdaKk8BnTnvqVga5iO5_BFYQdLajCaHetAhxq_yW-hsDWVrQ209zDd7w-QVzvCzz-U8HzYNBKKY9uiDzBG31E4gfUORJNHYR_pOMlhVYfWRu_k8GywDt6s3yKQh5Fv4Jn889MSitl8cc9uNrbucHDJPludUfEaTecvkyKfRiREFiKXcK1EVWm0vLIaBU91JsrEiLKsUBoueVpKx9WmKoV2qCyaqnLZxo1UJp1Wffbw7yVEXB9aamx7Wl8eVb9WUWnV</recordid><startdate>20210213</startdate><enddate>20210213</enddate><creator>Jung, Dong-Hoon</creator><creator>Kong, Tae-Hwang</creator><creator>Yang, Jun-Hyeok</creator><creator>Kim, SangHo</creator><creator>Kim, Kwangho</creator><creator>Park, Jeongpyo</creator><creator>Choi, Michael</creator><creator>Shin, Jongshin</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>20210213</creationdate><title>29.6 A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40A/mm2 Current Density and 1mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS</title><author>Jung, Dong-Hoon ; Kong, Tae-Hwang ; Yang, Jun-Hyeok ; Kim, SangHo ; Kim, Kwangho ; Park, Jeongpyo ; Choi, Michael ; Shin, Jongshin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i118t-d40631cc6ea0ca6e107681b491bbce290207b2d03fcb16de3ae9ccd8fd5382d63</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2021</creationdate><topic>Current density</topic><topic>Regulators</topic><topic>Switches</topic><topic>Switching frequency</topic><topic>Thermal management</topic><topic>Transient response</topic><topic>Voltage control</topic><toplevel>online_resources</toplevel><creatorcontrib>Jung, Dong-Hoon</creatorcontrib><creatorcontrib>Kong, Tae-Hwang</creatorcontrib><creatorcontrib>Yang, Jun-Hyeok</creatorcontrib><creatorcontrib>Kim, SangHo</creatorcontrib><creatorcontrib>Kim, Kwangho</creatorcontrib><creatorcontrib>Park, Jeongpyo</creatorcontrib><creatorcontrib>Choi, Michael</creatorcontrib><creatorcontrib>Shin, Jongshin</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jung, Dong-Hoon</au><au>Kong, Tae-Hwang</au><au>Yang, Jun-Hyeok</au><au>Kim, SangHo</au><au>Kim, Kwangho</au><au>Park, Jeongpyo</au><au>Choi, Michael</au><au>Shin, Jongshin</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>29.6 A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40A/mm2 Current Density and 1mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS</atitle><btitle>2021 IEEE International Solid- State Circuits Conference (ISSCC)</btitle><stitle>ISSCC</stitle><date>2021-02-13</date><risdate>2021</risdate><volume>64</volume><spage>414</spage><epage>416</epage><pages>414-416</pages><eissn>2376-8606</eissn><eisbn>9781728195490</eisbn><eisbn>1728195497</eisbn><abstract>Although the number of cores is increasing continuously in modern microprocessors for applications such as HPC and AI, the available power is strictly limited by the thermal power budget. To overcome this limitation, recently, each core has been implemented with a dedicated integrated voltage regulator to increase the efficiency of power usage. Distributed digital LDO (DLDO) is a powerful solution for the integrated voltage regulator because it can supply uniform power over the entire core with reduced IR drop and help the thermal management [1- 4]. In the previous distributed DLDOs [1- 3], even though all LDO outputs are connected to drive the power-delivery network, the LDOs operate independently using their own controller, which occupies a large portion of the LDO size. Therefore, the current density in these types of structures is low. In [4], the distributed DLDO uses a dual-loop structure. In this scheme, the high current density can be achieved because the four shared global controllers control the 16 local LDOs (LLDOs) for highly accurate regulation. However, the LLDOs consume large quiescent current since they operate at a switching frequency of several-GHz for a fast transient response. Besides, the load current range is narrow due to the small switching duty-cycle range of the power FETs. Because of these drawbacks, the structure proposed in [4] has limitations in practical applications.</abstract><pub>IEEE</pub><doi>10.1109/ISSCC42613.2021.9365964</doi><tpages>3</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 2376-8606
ispartof 2021 IEEE International Solid- State Circuits Conference (ISSCC), 2021, Vol.64, p.414-416
issn 2376-8606
language eng
recordid cdi_ieee_primary_9365964
source IEEE Xplore All Conference Series
subjects Current density
Regulators
Switches
Switching frequency
Thermal management
Transient response
Voltage control
title 29.6 A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40A/mm2 Current Density and 1mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T18%3A30%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=29.6%20A%20Distributed%20Digital%20LDO%20with%20Time-Multiplexing%20Calibration%20Loop%20Achieving%2040A/mm2%20Current%20Density%20and%201mA-to-6.4A%20Ultra-Wide%20Load%20Range%20in%205nm%20FinFET%20CMOS&rft.btitle=2021%20IEEE%20International%20Solid-%20State%20Circuits%20Conference%20(ISSCC)&rft.au=Jung,%20Dong-Hoon&rft.date=2021-02-13&rft.volume=64&rft.spage=414&rft.epage=416&rft.pages=414-416&rft.eissn=2376-8606&rft_id=info:doi/10.1109/ISSCC42613.2021.9365964&rft.eisbn=9781728195490&rft.eisbn_list=1728195497&rft_dat=%3Cieee_CHZPO%3E9365964%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i118t-d40631cc6ea0ca6e107681b491bbce290207b2d03fcb16de3ae9ccd8fd5382d63%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=9365964&rfr_iscdi=true