A 4.5V-Input 0.3-to-1.7V-Output Step-Down Always-Dual-Path DC-DC Converter Achieving 91.5%-Efficiency with 250mΩ-DCR Inductor for Low-Voltage SoCs

This paper presents an always-dual-path (ADP) DC-DC converter that achieves 4.5V-input 0.3-to-1.7V-output buck conversion for battery-powered low-voltage SoCs. Regardless of voltage conversion ratio (VCR), the proposed ADP converter maintains the inductor current constantly to be ×0.5 of the load cu...

Full description

Saved in:
Bibliographic Details
Main Authors: Ko, Jae-Young, Huh, Yeunhee, Ko, Min-Woo, Kang, Gyeong-Gu, Cho, Gyu-Hyeong, Kim, Hyun-Sik
Format: Conference Proceeding
Language:English
Subjects:
DC-DC power converters
Inductors
Low voltage
Very large scale integration
Citations: Items that cite this one
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c180t-e869772836b402cf81892d4d1bf9d3fd2e4a271697752bc8c4266827a63de5973
cites
container_end_page 2
container_issue
container_start_page 1
container_title
container_volume
creator Ko, Jae-Young
Huh, Yeunhee
Ko, Min-Woo
Kang, Gyeong-Gu
Cho, Gyu-Hyeong
Kim, Hyun-Sik
description This paper presents an always-dual-path (ADP) DC-DC converter that achieves 4.5V-input 0.3-to-1.7V-output buck conversion for battery-powered low-voltage SoCs. Regardless of voltage conversion ratio (VCR), the proposed ADP converter maintains the inductor current constantly to be ×0.5 of the load current, bringing high efficiency with a large DCR of the compact-volume inductor. Seamless dual-power-path formed by two flying-capacitors merits a low ripple. The chip fabricated in 180-nm 5V CMOS obtains an efficiency of 91.5% (84.6%) at a VCR of 0.38 (0.2) even with an inductor DCR of 250mΩ.
doi_str_mv 10.23919/VLSICircuits52068.2021.9492478
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_9492478</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9492478</ieee_id><sourcerecordid>9492478</sourcerecordid><originalsourceid>FETCH-LOGICAL-c180t-e869772836b402cf81892d4d1bf9d3fd2e4a271697752bc8c4266827a63de5973</originalsourceid><addsrcrecordid>eNotkEtOwzAYhA0SEm3hBGy8Qawc7N-P2Mso5VGpUhGFbqvUcVqjNKkSp1HPwSm4DGeiFV2MRhp9M4tB6IHRCLhh5nExnU9S39jOh1YCVToCCiwywoCI9QUaCq240LGm9BINgElNpOLqGg3b9otSkAzkAH0nWERyQSbVrguYRpyEmrAoXpBZF07RPLgdGdd9hZOyzw4tGXdZSd6ysMHjlIxTnNbV3jXBNTixG-_2vlpjwyJ5T56KwlvvKnvAvT_yIOn29-fYeceTKu9sqBtcHDWte7Koy5CtHZ7XaXuDroqsbN3t2Ufo8_npI30l09nLJE2mxDJNA3FamTgGzdVKULCFZtpALnK2KkzOixycyCBmJ0jCymorQCkNcaZ47qSJ-Qjd_e9659xy1_ht1hyW5wP5H3OpZf4</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A 4.5V-Input 0.3-to-1.7V-Output Step-Down Always-Dual-Path DC-DC Converter Achieving 91.5%-Efficiency with 250mΩ-DCR Inductor for Low-Voltage SoCs</title><source>IEEE Xplore All Conference Series</source><creator>Ko, Jae-Young ; Huh, Yeunhee ; Ko, Min-Woo ; Kang, Gyeong-Gu ; Cho, Gyu-Hyeong ; Kim, Hyun-Sik</creator><creatorcontrib>Ko, Jae-Young ; Huh, Yeunhee ; Ko, Min-Woo ; Kang, Gyeong-Gu ; Cho, Gyu-Hyeong ; Kim, Hyun-Sik</creatorcontrib><description>This paper presents an always-dual-path (ADP) DC-DC converter that achieves 4.5V-input 0.3-to-1.7V-output buck conversion for battery-powered low-voltage SoCs. Regardless of voltage conversion ratio (VCR), the proposed ADP converter maintains the inductor current constantly to be ×0.5 of the load current, bringing high efficiency with a large DCR of the compact-volume inductor. Seamless dual-power-path formed by two flying-capacitors merits a low ripple. The chip fabricated in 180-nm 5V CMOS obtains an efficiency of 91.5% (84.6%) at a VCR of 0.38 (0.2) even with an inductor DCR of 250mΩ.</description><identifier>EISSN: 2158-5636</identifier><identifier>EISBN: 4863487800</identifier><identifier>EISBN: 9784863487802</identifier><identifier>DOI: 10.23919/VLSICircuits52068.2021.9492478</identifier><language>eng</language><publisher>JSAP</publisher><subject>DC-DC power converters ; Inductors ; Low voltage ; Very large scale integration</subject><ispartof>2021 Symposium on VLSI Circuits, 2021, p.1-2</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c180t-e869772836b402cf81892d4d1bf9d3fd2e4a271697752bc8c4266827a63de5973</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9492478$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,23930,23931,25140,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9492478$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Ko, Jae-Young</creatorcontrib><creatorcontrib>Huh, Yeunhee</creatorcontrib><creatorcontrib>Ko, Min-Woo</creatorcontrib><creatorcontrib>Kang, Gyeong-Gu</creatorcontrib><creatorcontrib>Cho, Gyu-Hyeong</creatorcontrib><creatorcontrib>Kim, Hyun-Sik</creatorcontrib><title>A 4.5V-Input 0.3-to-1.7V-Output Step-Down Always-Dual-Path DC-DC Converter Achieving 91.5%-Efficiency with 250mΩ-DCR Inductor for Low-Voltage SoCs</title><title>2021 Symposium on VLSI Circuits</title><addtitle>VLSI Circuits</addtitle><description>This paper presents an always-dual-path (ADP) DC-DC converter that achieves 4.5V-input 0.3-to-1.7V-output buck conversion for battery-powered low-voltage SoCs. Regardless of voltage conversion ratio (VCR), the proposed ADP converter maintains the inductor current constantly to be ×0.5 of the load current, bringing high efficiency with a large DCR of the compact-volume inductor. Seamless dual-power-path formed by two flying-capacitors merits a low ripple. The chip fabricated in 180-nm 5V CMOS obtains an efficiency of 91.5% (84.6%) at a VCR of 0.38 (0.2) even with an inductor DCR of 250mΩ.</description><subject>DC-DC power converters</subject><subject>Inductors</subject><subject>Low voltage</subject><subject>Very large scale integration</subject><issn>2158-5636</issn><isbn>4863487800</isbn><isbn>9784863487802</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2021</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkEtOwzAYhA0SEm3hBGy8Qawc7N-P2Mso5VGpUhGFbqvUcVqjNKkSp1HPwSm4DGeiFV2MRhp9M4tB6IHRCLhh5nExnU9S39jOh1YCVToCCiwywoCI9QUaCq240LGm9BINgElNpOLqGg3b9otSkAzkAH0nWERyQSbVrguYRpyEmrAoXpBZF07RPLgdGdd9hZOyzw4tGXdZSd6ysMHjlIxTnNbV3jXBNTixG-_2vlpjwyJ5T56KwlvvKnvAvT_yIOn29-fYeceTKu9sqBtcHDWte7Koy5CtHZ7XaXuDroqsbN3t2Ufo8_npI30l09nLJE2mxDJNA3FamTgGzdVKULCFZtpALnK2KkzOixycyCBmJ0jCymorQCkNcaZ47qSJ-Qjd_e9659xy1_ht1hyW5wP5H3OpZf4</recordid><startdate>20210613</startdate><enddate>20210613</enddate><creator>Ko, Jae-Young</creator><creator>Huh, Yeunhee</creator><creator>Ko, Min-Woo</creator><creator>Kang, Gyeong-Gu</creator><creator>Cho, Gyu-Hyeong</creator><creator>Kim, Hyun-Sik</creator><general>JSAP</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>20210613</creationdate><title>A 4.5V-Input 0.3-to-1.7V-Output Step-Down Always-Dual-Path DC-DC Converter Achieving 91.5%-Efficiency with 250mΩ-DCR Inductor for Low-Voltage SoCs</title><author>Ko, Jae-Young ; Huh, Yeunhee ; Ko, Min-Woo ; Kang, Gyeong-Gu ; Cho, Gyu-Hyeong ; Kim, Hyun-Sik</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c180t-e869772836b402cf81892d4d1bf9d3fd2e4a271697752bc8c4266827a63de5973</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2021</creationdate><topic>DC-DC power converters</topic><topic>Inductors</topic><topic>Low voltage</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Ko, Jae-Young</creatorcontrib><creatorcontrib>Huh, Yeunhee</creatorcontrib><creatorcontrib>Ko, Min-Woo</creatorcontrib><creatorcontrib>Kang, Gyeong-Gu</creatorcontrib><creatorcontrib>Cho, Gyu-Hyeong</creatorcontrib><creatorcontrib>Kim, Hyun-Sik</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ko, Jae-Young</au><au>Huh, Yeunhee</au><au>Ko, Min-Woo</au><au>Kang, Gyeong-Gu</au><au>Cho, Gyu-Hyeong</au><au>Kim, Hyun-Sik</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 4.5V-Input 0.3-to-1.7V-Output Step-Down Always-Dual-Path DC-DC Converter Achieving 91.5%-Efficiency with 250mΩ-DCR Inductor for Low-Voltage SoCs</atitle><btitle>2021 Symposium on VLSI Circuits</btitle><stitle>VLSI Circuits</stitle><date>2021-06-13</date><risdate>2021</risdate><spage>1</spage><epage>2</epage><pages>1-2</pages><eissn>2158-5636</eissn><eisbn>4863487800</eisbn><eisbn>9784863487802</eisbn><abstract>This paper presents an always-dual-path (ADP) DC-DC converter that achieves 4.5V-input 0.3-to-1.7V-output buck conversion for battery-powered low-voltage SoCs. Regardless of voltage conversion ratio (VCR), the proposed ADP converter maintains the inductor current constantly to be ×0.5 of the load current, bringing high efficiency with a large DCR of the compact-volume inductor. Seamless dual-power-path formed by two flying-capacitors merits a low ripple. The chip fabricated in 180-nm 5V CMOS obtains an efficiency of 91.5% (84.6%) at a VCR of 0.38 (0.2) even with an inductor DCR of 250mΩ.</abstract><pub>JSAP</pub><doi>10.23919/VLSICircuits52068.2021.9492478</doi><tpages>2</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 2158-5636
ispartof 2021 Symposium on VLSI Circuits, 2021, p.1-2
issn 2158-5636
language eng
recordid cdi_ieee_primary_9492478
source IEEE Xplore All Conference Series
subjects DC-DC power converters
Inductors
Low voltage
Very large scale integration
title A 4.5V-Input 0.3-to-1.7V-Output Step-Down Always-Dual-Path DC-DC Converter Achieving 91.5%-Efficiency with 250mΩ-DCR Inductor for Low-Voltage SoCs
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T19%3A19%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%204.5V-Input%200.3-to-1.7V-Output%20Step-Down%20Always-Dual-Path%20DC-DC%20Converter%20Achieving%2091.5%25-Efficiency%20with%20250m%CE%A9-DCR%20Inductor%20for%20Low-Voltage%20SoCs&rft.btitle=2021%20Symposium%20on%20VLSI%20Circuits&rft.au=Ko,%20Jae-Young&rft.date=2021-06-13&rft.spage=1&rft.epage=2&rft.pages=1-2&rft.eissn=2158-5636&rft_id=info:doi/10.23919/VLSICircuits52068.2021.9492478&rft.eisbn=4863487800&rft.eisbn_list=9784863487802&rft_dat=%3Cieee_CHZPO%3E9492478%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c180t-e869772836b402cf81892d4d1bf9d3fd2e4a271697752bc8c4266827a63de5973%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=9492478&rfr_iscdi=true