Heterogeneous Integration of a Compact Universal Photonic Engine for Silicon Photonics Applications in HPC

• Main Authors: Hsia, H., Tsai, C.H., Ting, K.C., Kuo, F.W., Lin, C.C., Wang, C.T., Hou, S.Y., Chiou, W.C., Yu, Douglas C.H.
• Format: Conference Proceeding
• Language: English
• Subjects: 3D integration; Bandwidth; Couplers; fiber couplers; heterogeneous integration; high performance computing; Industries; Insertion loss; Optical losses; Silicon; silicon photonics; System integration
• ISSN: 2377-5726
• DOI: 10.1109/ECTC32696.2021.00052

One of the prominent challenges for widespread adoption of silicon photonics (SiPh) technology is the availability of an integration platform that can simultaneously meet a wide range of power, performance, and cost criteria in different applications. As a result, there is a diversity of SiPh integrated solutions proposed or demonstrated, but none is considered as a common solution. In this paper, we will first survey industry proposed photonic engine structures in monolithic and heterogeneous integration on their strengths and weaknesses. We will then propose a compact and universal PE structure - COUPE (COmpact Universal Photonic Engine) that could consolidate different requirements onto the same integration platform. COUPE has the electrical IC - photonic IC integration with the electrical interface designed to minimize the EIC-PIC coupling loss. Compared with industry proposed PE technology, COUPE can provide low insertion loss for both grating coupler (GC) and edge coupler (EC). For either GC or EC, the COUPE is a solid structure without cavities or mechanically weak parts, thus enabling low insertion loss without contamination or mechanical concerns. COUPE also has the flexibility to be integrated easily with host ASIC to form a co-package structure. The COUPE integration scheme can meet the most demanding system requirements and pave the way for SiPh-based wafer level system integration (WLSI) for high performance computing applications.