A high clock-offset tolerance for DSSS synchronization

A dynamic ADC sampling methodology based on error-tracking loop is proposed in this paper to improve synchronized performance in DSSS baseband transceivers. To maintain the synchronized performance the ADC sampling rate is controlled by error-tracking loop to let clock offset become lower. For 1.8 M...

Full description

Saved in:
Bibliographic Details
Main Authors: Hsuan-Yu Liu, Shuenn-Der Tzeng, Yi-Chuan Liu, Chung-Cheng Wang, Terng-Ren Hsu, Terng-Yin Hsu, Chen-Yi Lee
Format: Conference Proceeding
Language:English
Subjects:
Autocorrelation
Baseband
Bit error rate
Clocks
Error correction
Frequency synchronization
Local oscillators
Sampling methods
Spread spectrum communication
Transceivers
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 946 vol.2
container_issue
container_start_page 944
container_title
container_volume 2
creator Hsuan-Yu Liu
Shuenn-Der Tzeng
Yi-Chuan Liu
Chung-Cheng Wang
Terng-Ren Hsu
Terng-Yin Hsu
Chen-Yi Lee
description A dynamic ADC sampling methodology based on error-tracking loop is proposed in this paper to improve synchronized performance in DSSS baseband transceivers. To maintain the synchronized performance the ADC sampling rate is controlled by error-tracking loop to let clock offset become lower. For 1.8 MHz clock offset based on 44 MHz ADC sampling rate the BER of DSSS baseband transceivers can achieve 10/sup -5/ in AWGN channel.
doi_str_mv 10.1109/MWSCAS.2000.952909
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_952909</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>952909</ieee_id><sourcerecordid>952909</sourcerecordid><originalsourceid>FETCH-LOGICAL-i216t-d42ad9e5b01915e0ace5b4521245cf2c3609fe89615e93746ec6f8d682f2133f3</originalsourceid><addsrcrecordid>eNotj8tKxDAYhQMiKGNfYFZ5gdY_1zbLUq8w4iIOsxxi-sdGayNpN-PTWxjhwHfggwOHkC2DijEwty8H27W24gBQGcUNmAtSmLqBNULLWvErUszz5-pBKql1fU10S4f4MVA_Jv9VphBmXOiSRsxu8khDyvTOWkvn0-SHnKb465aYphtyGdw4Y_HPDdk_3L91T-Xu9fG5a3dl5EwvZS-56w2qd2CGKQTn1y4VZ1wqH7gXGkzAxuhVGlFLjV6HptcND5wJEcSGbM-7ERGPPzl-u3w6ns-JPyIkRDQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A high clock-offset tolerance for DSSS synchronization</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Hsuan-Yu Liu ; Shuenn-Der Tzeng ; Yi-Chuan Liu ; Chung-Cheng Wang ; Terng-Ren Hsu ; Terng-Yin Hsu ; Chen-Yi Lee</creator><creatorcontrib>Hsuan-Yu Liu ; Shuenn-Der Tzeng ; Yi-Chuan Liu ; Chung-Cheng Wang ; Terng-Ren Hsu ; Terng-Yin Hsu ; Chen-Yi Lee</creatorcontrib><description>A dynamic ADC sampling methodology based on error-tracking loop is proposed in this paper to improve synchronized performance in DSSS baseband transceivers. To maintain the synchronized performance the ADC sampling rate is controlled by error-tracking loop to let clock offset become lower. For 1.8 MHz clock offset based on 44 MHz ADC sampling rate the BER of DSSS baseband transceivers can achieve 10/sup -5/ in AWGN channel.</description><identifier>ISBN: 9780780364752</identifier><identifier>ISBN: 0780364759</identifier><identifier>DOI: 10.1109/MWSCAS.2000.952909</identifier><language>eng</language><publisher>IEEE</publisher><subject>Autocorrelation ; Baseband ; Bit error rate ; Clocks ; Error correction ; Frequency synchronization ; Local oscillators ; Sampling methods ; Spread spectrum communication ; Transceivers</subject><ispartof>Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144), 2000, Vol.2, p.944-946 vol.2</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/952909$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/952909$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Hsuan-Yu Liu</creatorcontrib><creatorcontrib>Shuenn-Der Tzeng</creatorcontrib><creatorcontrib>Yi-Chuan Liu</creatorcontrib><creatorcontrib>Chung-Cheng Wang</creatorcontrib><creatorcontrib>Terng-Ren Hsu</creatorcontrib><creatorcontrib>Terng-Yin Hsu</creatorcontrib><creatorcontrib>Chen-Yi Lee</creatorcontrib><title>A high clock-offset tolerance for DSSS synchronization</title><title>Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)</title><addtitle>MWSCAS</addtitle><description>A dynamic ADC sampling methodology based on error-tracking loop is proposed in this paper to improve synchronized performance in DSSS baseband transceivers. To maintain the synchronized performance the ADC sampling rate is controlled by error-tracking loop to let clock offset become lower. For 1.8 MHz clock offset based on 44 MHz ADC sampling rate the BER of DSSS baseband transceivers can achieve 10/sup -5/ in AWGN channel.</description><subject>Autocorrelation</subject><subject>Baseband</subject><subject>Bit error rate</subject><subject>Clocks</subject><subject>Error correction</subject><subject>Frequency synchronization</subject><subject>Local oscillators</subject><subject>Sampling methods</subject><subject>Spread spectrum communication</subject><subject>Transceivers</subject><isbn>9780780364752</isbn><isbn>0780364759</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2000</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotj8tKxDAYhQMiKGNfYFZ5gdY_1zbLUq8w4iIOsxxi-sdGayNpN-PTWxjhwHfggwOHkC2DijEwty8H27W24gBQGcUNmAtSmLqBNULLWvErUszz5-pBKql1fU10S4f4MVA_Jv9VphBmXOiSRsxu8khDyvTOWkvn0-SHnKb465aYphtyGdw4Y_HPDdk_3L91T-Xu9fG5a3dl5EwvZS-56w2qd2CGKQTn1y4VZ1wqH7gXGkzAxuhVGlFLjV6HptcND5wJEcSGbM-7ERGPPzl-u3w6ns-JPyIkRDQ</recordid><startdate>2000</startdate><enddate>2000</enddate><creator>Hsuan-Yu Liu</creator><creator>Shuenn-Der Tzeng</creator><creator>Yi-Chuan Liu</creator><creator>Chung-Cheng Wang</creator><creator>Terng-Ren Hsu</creator><creator>Terng-Yin Hsu</creator><creator>Chen-Yi Lee</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2000</creationdate><title>A high clock-offset tolerance for DSSS synchronization</title><author>Hsuan-Yu Liu ; Shuenn-Der Tzeng ; Yi-Chuan Liu ; Chung-Cheng Wang ; Terng-Ren Hsu ; Terng-Yin Hsu ; Chen-Yi Lee</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i216t-d42ad9e5b01915e0ace5b4521245cf2c3609fe89615e93746ec6f8d682f2133f3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2000</creationdate><topic>Autocorrelation</topic><topic>Baseband</topic><topic>Bit error rate</topic><topic>Clocks</topic><topic>Error correction</topic><topic>Frequency synchronization</topic><topic>Local oscillators</topic><topic>Sampling methods</topic><topic>Spread spectrum communication</topic><topic>Transceivers</topic><toplevel>online_resources</toplevel><creatorcontrib>Hsuan-Yu Liu</creatorcontrib><creatorcontrib>Shuenn-Der Tzeng</creatorcontrib><creatorcontrib>Yi-Chuan Liu</creatorcontrib><creatorcontrib>Chung-Cheng Wang</creatorcontrib><creatorcontrib>Terng-Ren Hsu</creatorcontrib><creatorcontrib>Terng-Yin Hsu</creatorcontrib><creatorcontrib>Chen-Yi Lee</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hsuan-Yu Liu</au><au>Shuenn-Der Tzeng</au><au>Yi-Chuan Liu</au><au>Chung-Cheng Wang</au><au>Terng-Ren Hsu</au><au>Terng-Yin Hsu</au><au>Chen-Yi Lee</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A high clock-offset tolerance for DSSS synchronization</atitle><btitle>Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)</btitle><stitle>MWSCAS</stitle><date>2000</date><risdate>2000</risdate><volume>2</volume><spage>944</spage><epage>946 vol.2</epage><pages>944-946 vol.2</pages><isbn>9780780364752</isbn><isbn>0780364759</isbn><abstract>A dynamic ADC sampling methodology based on error-tracking loop is proposed in this paper to improve synchronized performance in DSSS baseband transceivers. To maintain the synchronized performance the ADC sampling rate is controlled by error-tracking loop to let clock offset become lower. For 1.8 MHz clock offset based on 44 MHz ADC sampling rate the BER of DSSS baseband transceivers can achieve 10/sup -5/ in AWGN channel.</abstract><pub>IEEE</pub><doi>10.1109/MWSCAS.2000.952909</doi><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9780780364752
ispartof Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144), 2000, Vol.2, p.944-946 vol.2
issn
language eng
recordid cdi_ieee_primary_952909
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Autocorrelation
Baseband
Bit error rate
Clocks
Error correction
Frequency synchronization
Local oscillators
Sampling methods
Spread spectrum communication
Transceivers
title A high clock-offset tolerance for DSSS synchronization
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T06%3A29%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20high%20clock-offset%20tolerance%20for%20DSSS%20synchronization&rft.btitle=Proceedings%20of%20the%2043rd%20IEEE%20Midwest%20Symposium%20on%20Circuits%20and%20Systems%20(Cat.No.CH37144)&rft.au=Hsuan-Yu%20Liu&rft.date=2000&rft.volume=2&rft.spage=944&rft.epage=946%20vol.2&rft.pages=944-946%20vol.2&rft.isbn=9780780364752&rft.isbn_list=0780364759&rft_id=info:doi/10.1109/MWSCAS.2000.952909&rft_dat=%3Cieee_6IE%3E952909%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i216t-d42ad9e5b01915e0ace5b4521245cf2c3609fe89615e93746ec6f8d682f2133f3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=952909&rfr_iscdi=true