Comparative analysis of three interleaved boost power factor corrected topologies in DCM

The aim of this paper is to analyze in a comparative manner three interleaved boost power factor corrected (PFC) topologies that alleviate some of the conventional boost PFC shortcomings like high input current ripple and current stress. A parallel interleaved topology and two novel serial topologie...

Full description

Saved in:
Bibliographic Details
Main Authors: Teodorescu, R., Kjaer, S.B., Munk-Nielsen, S., Blaabjerg, F., Pedersen, J.K.
Format: Conference Proceeding
Language:English
Subjects:
Analytical models
Application software
Circuit topology
Computational modeling
Electronic ballasts
Harmonic analysis
Inductors
Reactive power
SPICE
Stress
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The aim of this paper is to analyze in a comparative manner three interleaved boost power factor corrected (PFC) topologies that alleviate some of the conventional boost PFC shortcomings like high input current ripple and current stress. A parallel interleaved topology and two novel serial topologies especially suitable for electronic ballast applications are considered. The boost inductor current and size and the input harmonic current are expressed analytically and compared considering the conventional boost PFC as reference. A practical design example is analyzed using the PSPICE computer simulator.
ISSN:0275-9306
2377-6617
DOI:10.1109/PESC.2001.953986