Loading…
RNA-seq Quantification on Processing in memory Architecture: Observation and Characterization
In recent years, the processing in memory (PIM) technique has progressively captured people's attention since it reveals the potential to strike down the von Neumann bottleneck by minimizing off-chip data movement between processor and memory. As the first publicly commercial PIM system, UPMEM...
Saved in:
Main Authors: | , , , , , , |
---|---|
Format: | Conference Proceeding |
Language: | English |
Subjects: | |
Online Access: | Request full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | |
---|---|
cites | |
container_end_page | 32 |
container_issue | |
container_start_page | 26 |
container_title | |
container_volume | |
creator | Chen, Liang-Chi Yu, Shu-Qi Ho, Chien-Chung Chang, Yuan-Hao Chang, Da-Wei Wang, Wei-Chen Chang, Yu-Ming |
description | In recent years, the processing in memory (PIM) technique has progressively captured people's attention since it reveals the potential to strike down the von Neumann bottleneck by minimizing off-chip data movement between processor and memory. As the first publicly commercial PIM system, UPMEM DPU, was proposed in 2019, lots of encouraging results show that the UPMEM DPU architecture helps many data-intensive applications to get rid of the von-Neumann bottleneck. To better understand the constraints and capability of UPMEM DPU, the RNA sequences quantification application, kallisto [3], is chosen as the case study and used to show the design tradeoffs and design considerations that should be paid attention to. To achieve this objective, a DPU-based kallisto, named D_kallisto, is presented to resolve the design challenges caused by both the software/hardware constraints of DPUs and programming constraints over the DPU system. A series of experiments was built and conducted to evaluate the capability of our proposed D_kallisto with adopting different mechanisms and policies. Through the presented analysis and comparison, this work can help the community to understand the real concerns on designing and developing DPU programs. |
doi_str_mv | 10.1109/NVMSA56066.2022.00014 |
format | conference_proceeding |
fullrecord | <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_9898625</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9898625</ieee_id><sourcerecordid>9898625</sourcerecordid><originalsourceid>FETCH-LOGICAL-i133t-b88dff7b006a9be3cc71bac7db6b0a4a8ccae1f06b75f118ea086c6e523ff0f43</originalsourceid><addsrcrecordid>eNotjOtKAzEUhKMgWGufQIS8wNaT7Oay_luKN6jWO_6RcpKe2IjdarIV6tNbrDDMwMfMMHYsYCgE1Cc3z9cPjdKg9VCClEMAENUOOxBaq0qBsfUu60llVLGxl302yPl905FS1EaaHnu9v2mKTF_8boVtF0P02MVlyze6TUtPOcf2jceWL2ixTGveJD-PHfluleiUT1ym9L1dYDvjozkm9B2l-PMHD9lewI9Mg__ss6fzs8fRZTGeXFyNmnERRVl2hbN2FoJxABprR6X3Rjj0Zua0A6zQeo8kAmhnVBDCEoLVXpOSZQgQqrLPjra_kYimnykuMK2nta2tlqr8BRYaVyM</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>RNA-seq Quantification on Processing in memory Architecture: Observation and Characterization</title><source>IEEE Xplore All Conference Series</source><creator>Chen, Liang-Chi ; Yu, Shu-Qi ; Ho, Chien-Chung ; Chang, Yuan-Hao ; Chang, Da-Wei ; Wang, Wei-Chen ; Chang, Yu-Ming</creator><creatorcontrib>Chen, Liang-Chi ; Yu, Shu-Qi ; Ho, Chien-Chung ; Chang, Yuan-Hao ; Chang, Da-Wei ; Wang, Wei-Chen ; Chang, Yu-Ming</creatorcontrib><description>In recent years, the processing in memory (PIM) technique has progressively captured people's attention since it reveals the potential to strike down the von Neumann bottleneck by minimizing off-chip data movement between processor and memory. As the first publicly commercial PIM system, UPMEM DPU, was proposed in 2019, lots of encouraging results show that the UPMEM DPU architecture helps many data-intensive applications to get rid of the von-Neumann bottleneck. To better understand the constraints and capability of UPMEM DPU, the RNA sequences quantification application, kallisto [3], is chosen as the case study and used to show the design tradeoffs and design considerations that should be paid attention to. To achieve this objective, a DPU-based kallisto, named D_kallisto, is presented to resolve the design challenges caused by both the software/hardware constraints of DPUs and programming constraints over the DPU system. A series of experiments was built and conducted to evaluate the capability of our proposed D_kallisto with adopting different mechanisms and policies. Through the presented analysis and comparison, this work can help the community to understand the real concerns on designing and developing DPU programs.</description><identifier>EISSN: 2575-257X</identifier><identifier>EISBN: 1665450789</identifier><identifier>EISBN: 9781665450782</identifier><identifier>DOI: 10.1109/NVMSA56066.2022.00014</identifier><identifier>CODEN: IEEPAD</identifier><language>eng</language><publisher>IEEE</publisher><subject>DPU ; Guidelines ; Memory architecture ; Nonvolatile memory ; process in memory ; processing near memory ; Programming ; quantification ; RNA ; sequencing ; Task analysis</subject><ispartof>2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA), 2022, p.26-32</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9898625$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,23930,23931,25140,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9898625$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chen, Liang-Chi</creatorcontrib><creatorcontrib>Yu, Shu-Qi</creatorcontrib><creatorcontrib>Ho, Chien-Chung</creatorcontrib><creatorcontrib>Chang, Yuan-Hao</creatorcontrib><creatorcontrib>Chang, Da-Wei</creatorcontrib><creatorcontrib>Wang, Wei-Chen</creatorcontrib><creatorcontrib>Chang, Yu-Ming</creatorcontrib><title>RNA-seq Quantification on Processing in memory Architecture: Observation and Characterization</title><title>2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA)</title><addtitle>NVMSA</addtitle><description>In recent years, the processing in memory (PIM) technique has progressively captured people's attention since it reveals the potential to strike down the von Neumann bottleneck by minimizing off-chip data movement between processor and memory. As the first publicly commercial PIM system, UPMEM DPU, was proposed in 2019, lots of encouraging results show that the UPMEM DPU architecture helps many data-intensive applications to get rid of the von-Neumann bottleneck. To better understand the constraints and capability of UPMEM DPU, the RNA sequences quantification application, kallisto [3], is chosen as the case study and used to show the design tradeoffs and design considerations that should be paid attention to. To achieve this objective, a DPU-based kallisto, named D_kallisto, is presented to resolve the design challenges caused by both the software/hardware constraints of DPUs and programming constraints over the DPU system. A series of experiments was built and conducted to evaluate the capability of our proposed D_kallisto with adopting different mechanisms and policies. Through the presented analysis and comparison, this work can help the community to understand the real concerns on designing and developing DPU programs.</description><subject>DPU</subject><subject>Guidelines</subject><subject>Memory architecture</subject><subject>Nonvolatile memory</subject><subject>process in memory</subject><subject>processing near memory</subject><subject>Programming</subject><subject>quantification</subject><subject>RNA</subject><subject>sequencing</subject><subject>Task analysis</subject><issn>2575-257X</issn><isbn>1665450789</isbn><isbn>9781665450782</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2022</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotjOtKAzEUhKMgWGufQIS8wNaT7Oay_luKN6jWO_6RcpKe2IjdarIV6tNbrDDMwMfMMHYsYCgE1Cc3z9cPjdKg9VCClEMAENUOOxBaq0qBsfUu60llVLGxl302yPl905FS1EaaHnu9v2mKTF_8boVtF0P02MVlyze6TUtPOcf2jceWL2ixTGveJD-PHfluleiUT1ym9L1dYDvjozkm9B2l-PMHD9lewI9Mg__ss6fzs8fRZTGeXFyNmnERRVl2hbN2FoJxABprR6X3Rjj0Zua0A6zQeo8kAmhnVBDCEoLVXpOSZQgQqrLPjra_kYimnykuMK2nta2tlqr8BRYaVyM</recordid><startdate>202208</startdate><enddate>202208</enddate><creator>Chen, Liang-Chi</creator><creator>Yu, Shu-Qi</creator><creator>Ho, Chien-Chung</creator><creator>Chang, Yuan-Hao</creator><creator>Chang, Da-Wei</creator><creator>Wang, Wei-Chen</creator><creator>Chang, Yu-Ming</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>202208</creationdate><title>RNA-seq Quantification on Processing in memory Architecture: Observation and Characterization</title><author>Chen, Liang-Chi ; Yu, Shu-Qi ; Ho, Chien-Chung ; Chang, Yuan-Hao ; Chang, Da-Wei ; Wang, Wei-Chen ; Chang, Yu-Ming</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i133t-b88dff7b006a9be3cc71bac7db6b0a4a8ccae1f06b75f118ea086c6e523ff0f43</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2022</creationdate><topic>DPU</topic><topic>Guidelines</topic><topic>Memory architecture</topic><topic>Nonvolatile memory</topic><topic>process in memory</topic><topic>processing near memory</topic><topic>Programming</topic><topic>quantification</topic><topic>RNA</topic><topic>sequencing</topic><topic>Task analysis</topic><toplevel>online_resources</toplevel><creatorcontrib>Chen, Liang-Chi</creatorcontrib><creatorcontrib>Yu, Shu-Qi</creatorcontrib><creatorcontrib>Ho, Chien-Chung</creatorcontrib><creatorcontrib>Chang, Yuan-Hao</creatorcontrib><creatorcontrib>Chang, Da-Wei</creatorcontrib><creatorcontrib>Wang, Wei-Chen</creatorcontrib><creatorcontrib>Chang, Yu-Ming</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEL</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chen, Liang-Chi</au><au>Yu, Shu-Qi</au><au>Ho, Chien-Chung</au><au>Chang, Yuan-Hao</au><au>Chang, Da-Wei</au><au>Wang, Wei-Chen</au><au>Chang, Yu-Ming</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>RNA-seq Quantification on Processing in memory Architecture: Observation and Characterization</atitle><btitle>2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA)</btitle><stitle>NVMSA</stitle><date>2022-08</date><risdate>2022</risdate><spage>26</spage><epage>32</epage><pages>26-32</pages><eissn>2575-257X</eissn><eisbn>1665450789</eisbn><eisbn>9781665450782</eisbn><coden>IEEPAD</coden><abstract>In recent years, the processing in memory (PIM) technique has progressively captured people's attention since it reveals the potential to strike down the von Neumann bottleneck by minimizing off-chip data movement between processor and memory. As the first publicly commercial PIM system, UPMEM DPU, was proposed in 2019, lots of encouraging results show that the UPMEM DPU architecture helps many data-intensive applications to get rid of the von-Neumann bottleneck. To better understand the constraints and capability of UPMEM DPU, the RNA sequences quantification application, kallisto [3], is chosen as the case study and used to show the design tradeoffs and design considerations that should be paid attention to. To achieve this objective, a DPU-based kallisto, named D_kallisto, is presented to resolve the design challenges caused by both the software/hardware constraints of DPUs and programming constraints over the DPU system. A series of experiments was built and conducted to evaluate the capability of our proposed D_kallisto with adopting different mechanisms and policies. Through the presented analysis and comparison, this work can help the community to understand the real concerns on designing and developing DPU programs.</abstract><pub>IEEE</pub><doi>10.1109/NVMSA56066.2022.00014</doi><tpages>7</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | EISSN: 2575-257X |
ispartof | 2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA), 2022, p.26-32 |
issn | 2575-257X |
language | eng |
recordid | cdi_ieee_primary_9898625 |
source | IEEE Xplore All Conference Series |
subjects | DPU Guidelines Memory architecture Nonvolatile memory process in memory processing near memory Programming quantification RNA sequencing Task analysis |
title | RNA-seq Quantification on Processing in memory Architecture: Observation and Characterization |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T14%3A11%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=RNA-seq%20Quantification%20on%20Processing%20in%20memory%20Architecture:%20Observation%20and%20Characterization&rft.btitle=2022%20IEEE%2011th%20Non-Volatile%20Memory%20Systems%20and%20Applications%20Symposium%20(NVMSA)&rft.au=Chen,%20Liang-Chi&rft.date=2022-08&rft.spage=26&rft.epage=32&rft.pages=26-32&rft.eissn=2575-257X&rft.coden=IEEPAD&rft_id=info:doi/10.1109/NVMSA56066.2022.00014&rft.eisbn=1665450789&rft.eisbn_list=9781665450782&rft_dat=%3Cieee_CHZPO%3E9898625%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i133t-b88dff7b006a9be3cc71bac7db6b0a4a8ccae1f06b75f118ea086c6e523ff0f43%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=9898625&rfr_iscdi=true |