Design of Variable Bit-Width Arithmetic Unit Using Single Flux Quantum Device

This paper presents the design of an ultra-high-speed, low-power arithmetic unit that supports variable bit-width operations with single flux quantum (SFQ) technology. Because of the high-speed nature of superconductor devices, we can achieve extremely high power-performance efficiency that cannot b...

Full description

Saved in:
Bibliographic Details
Main Authors: Ishikawa, Iori, Nagaoka, Ikki, Kashima, Ryota, Ishida, Koki, Fukumitsu, Kosuke, Oka, Keitaro, Tanaka, Masamitsu, Kawakami, Satoshi, Tanimoto, Teruo, Ono, Takatsugu, Fujimaki, Akira, Inoue, Koji
Format: Conference Proceeding
Language:English
Subjects:
Arithmetic
Chip scale packaging
Circuits and systems
Prototypes
Superconducting devices
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents the design of an ultra-high-speed, low-power arithmetic unit that supports variable bit-width operations with single flux quantum (SFQ) technology. Because of the high-speed nature of superconductor devices, we can achieve extremely high power-performance efficiency that cannot be achieved by state-of-the-art CMOS devices. To implement the complex function to support the variable bit-width feature, we introduce a novel circuit architecture to maintain the high-speed operation over 50GHz. Our prototype chip design successfully demonstrated 53.5GHz 1.59mW operations.
ISSN:2158-1525
DOI:10.1109/ISCAS48785.2022.9937317