Analysis of read disturbance mechanism in retention of sub-20 nm NAND flash memory

We observed an increase of Vth by read disturbance mechanism at programmed threshold voltage state (PV1) and erase state (ERS) states in retention characteristics of sub-20 nm NAND flash main-chip. We also confirmed that the charge gain behavior by read disturbance has dependency on the number of re...

Full description

Saved in:
Bibliographic Details
Published in:Japanese Journal of Applied Physics 2015-04, Vol.54 (4S), p.4-1-04DD03-4
Main Authors: Kang, Duckseoung, Lee, Kyunghwan, Kwon, Sangjin, Kim, Shinhyung, Hwang, Yuchul, Shin, Hyungcheol
Format: Article
Language:English
Subjects:
Charge
Coefficients
Cycles
Deterioration
Disturbances
Flash memory (computers)
Gain
Mathematical models
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:We observed an increase of Vth by read disturbance mechanism at programmed threshold voltage state (PV1) and erase state (ERS) states in retention characteristics of sub-20 nm NAND flash main-chip. We also confirmed that the charge gain behavior by read disturbance has dependency on the number of read and cycling operations. As a result, we quantitatively modeled read disturbance mechanism by the amount of final ΔVth and deterioration coefficient α which is related to the number of read operation times. It was also observed that those parameters increase with increasing cycling times and have larger value at ERS state than that at PV1 state.
ISSN:0021-4922
1347-4065
DOI:10.7567/JJAP.54.04DD03