Defect-tolerant demultiplexer circuits based on threshold logic and coding

A defect-tolerant design is presented for a demultiplexer circuit that is based on threshold logic. The design uses coding both to handle (i.e., tolerate) defects in the circuit and to improve the voltage margin in its gates. The following model is assumed for the defects: configured junctions can b...

Full description

Saved in:
Bibliographic Details
Published in:Nanotechnology 2009-04, Vol.20 (13), p.135201-135201
Main Authors: Roth, Ron M, Robinett, Warren, Kuekes, Philip J, Williams, R Stanley
Format: Article
Language:English
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A defect-tolerant design is presented for a demultiplexer circuit that is based on threshold logic. The design uses coding both to handle (i.e., tolerate) defects in the circuit and to improve the voltage margin in its gates. The following model is assumed for the defects: configured junctions can become either stuck open or stuck closed, and non-configured junctions can become shorted. Two realizations of the circuit are presented: one using conventional transistor circuitry, and the other using nanoscale components and wiring. The design presented in this paper demonstrates how a standard digital building-block circuit-a demultiplexer-can be efficiently protected against several types of defect simultaneously.
ISSN:0957-4484
1361-6528
DOI:10.1088/0957-4484/20/13/135201