Design of High-Performance Unified Circuit for Linear and Non-Linear SVM Classifications

This paper describes the design of a highperformance unified SVM classifier circuit. The proposed circuit supports both linear and non-linear SVM classifications. In order to ensure efficient classification, a 48x96 or 64x64 sliding window with 20 window strides is used. We reduced the circuit size...

Full description

Saved in:
Bibliographic Details
Published in:Journal of semiconductor technology and science 2012, 12(2), 46, pp.162-167
Main Authors: Kim, Soo-Jin, Lee, Seon-Young, Cho, Kyeong-Soon
Format: Article
Language:English
Subjects:
전기공학
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper describes the design of a highperformance unified SVM classifier circuit. The proposed circuit supports both linear and non-linear SVM classifications. In order to ensure efficient classification, a 48x96 or 64x64 sliding window with 20 window strides is used. We reduced the circuit size by sharing most of the resources required for both types of classification. We described the proposed unified SVM classifier circuit using the Verilog HDL and synthesized the gate-level circuit using 65nm standard cell library. The synthesized circuit consists of 661,261 gates, operates at the maximum operating frequency of 152 MHz and processes KCI Citation Count: 3
ISSN:1598-1657
2233-4866
DOI:10.5573/jsts.2012.12.2.162