Loading…

Dual workfunction Ni-Silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices

We present a new threshold-voltage (Vth) control technique for fully-silicided (FUSI) metal/high-k gate stacks which are suitable for 45nm-node LOP and LSTP CMOS. The key is the phase control of FUSI Ni-silicide by changing Ni film thickness prior to silicidation anneal. As a result, Ni/sub 3/Si and...

Full description

Saved in:
Bibliographic Details
Main Authors: Takahashi, K., Manabe, K., Ikarashi, T., Ikarashi, N., Hase, T., Yoshihara, T., Watanabe, H., Tatsumi, T., Mochizuki, Y.
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 94
container_issue
container_start_page 91
container_title
container_volume
creator Takahashi, K.
Manabe, K.
Ikarashi, T.
Ikarashi, N.
Hase, T.
Yoshihara, T.
Watanabe, H.
Tatsumi, T.
Mochizuki, Y.
description We present a new threshold-voltage (Vth) control technique for fully-silicided (FUSI) metal/high-k gate stacks which are suitable for 45nm-node LOP and LSTP CMOS. The key is the phase control of FUSI Ni-silicide by changing Ni film thickness prior to silicidation anneal. As a result, Ni/sub 3/Si and NiSi/sub 2/ are formed whose effective workfunctions (WFs) on HfSiON are found to be 4.8eV and 4.4eV, respectively, being largely displaced from Si-midgap by /spl plusmn/0.2eV. Meanwhile, the dopant segregation method, known to be successful in Vth-control of NiSi on SiO/sub 2/, did not work on HfSiON. With Ni/sub 3/Si-PMOS and NiSi/sub 2/-NMOS transistors, a wide range of Vth-tuning is achieved coping with both LSTP and LOP requirements. At the same time, leakage suppression merit is better than the 45nm-node targets at electrical thickness (Tinv) around 2.0 nm. Also, our phase-controlled fully silicided (PC-FUSI) devices show excellent mobility characteristics.
doi_str_mv 10.1109/IEDM.2004.1419074
format conference_proceeding
fullrecord <record><control><sourceid>pascalfrancis_6IE</sourceid><recordid>TN_cdi_pascalfrancis_primary_17806370</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1419074</ieee_id><sourcerecordid>17806370</sourcerecordid><originalsourceid>FETCH-LOGICAL-i135t-5892b4a3f3ad07289406e31c8da63641284e0e854a8d534e42055efea33be38b3</originalsourceid><addsrcrecordid>eNpFkL1OwzAcxC0hJKD0ARCLFyQY3NqxnTgj6getFNpKaefKsf-hpmlS4gTUh-CdqQgSt9xwv7vhELpjdMAYjYfzyfh1EFAqBkywmEbiAt3QSFGuQiXYFep7_07PElJQxa_R97jVBf6q6n3elqZxVYkXjqSucMZZGM7y1C0X-E03gH2jzd7j7ISPO-2BmKps6qoowOK8LQriu5L-HXlcjch0k86fcANmV7qPFnBe1VjI8kDKygJO0vUK69LiZLnCFj6dAX-LLnNdeOj_eQ9tppP1aEaS5ct89JwQx7hsiFRxkAnNc64tjQIVCxoCZ0ZZHfJQsEAJoKCk0MpKLkAEVErIQXOeAVcZ76GHbveovdFFXuvSOL891u6g69OWnQ8LeUTP3H3HOQD4j7tn-Q8qLW26</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Dual workfunction Ni-Silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Takahashi, K. ; Manabe, K. ; Ikarashi, T. ; Ikarashi, N. ; Hase, T. ; Yoshihara, T. ; Watanabe, H. ; Tatsumi, T. ; Mochizuki, Y.</creator><creatorcontrib>Takahashi, K. ; Manabe, K. ; Ikarashi, T. ; Ikarashi, N. ; Hase, T. ; Yoshihara, T. ; Watanabe, H. ; Tatsumi, T. ; Mochizuki, Y.</creatorcontrib><description>We present a new threshold-voltage (Vth) control technique for fully-silicided (FUSI) metal/high-k gate stacks which are suitable for 45nm-node LOP and LSTP CMOS. The key is the phase control of FUSI Ni-silicide by changing Ni film thickness prior to silicidation anneal. As a result, Ni/sub 3/Si and NiSi/sub 2/ are formed whose effective workfunctions (WFs) on HfSiON are found to be 4.8eV and 4.4eV, respectively, being largely displaced from Si-midgap by /spl plusmn/0.2eV. Meanwhile, the dopant segregation method, known to be successful in Vth-control of NiSi on SiO/sub 2/, did not work on HfSiON. With Ni/sub 3/Si-PMOS and NiSi/sub 2/-NMOS transistors, a wide range of Vth-tuning is achieved coping with both LSTP and LOP requirements. At the same time, leakage suppression merit is better than the 45nm-node targets at electrical thickness (Tinv) around 2.0 nm. Also, our phase-controlled fully silicided (PC-FUSI) devices show excellent mobility characteristics.</description><identifier>ISBN: 0780386841</identifier><identifier>ISBN: 9780780386846</identifier><identifier>DOI: 10.1109/IEDM.2004.1419074</identifier><language>eng</language><publisher>Piscataway NJ: IEEE</publisher><subject>Annealing ; Applied sciences ; Capacitance-voltage characteristics ; Control systems ; Design. Technologies. Operation analysis. Testing ; Dielectrics ; Electronics ; Exact sciences and technology ; Integrated circuits ; Laboratories ; MOS devices ; National electric code ; Phase control ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Silicidation ; Silicides ; Transistors</subject><ispartof>IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004, 2004, p.91-94</ispartof><rights>2006 INIST-CNRS</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1419074$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1419074$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=17806370$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Takahashi, K.</creatorcontrib><creatorcontrib>Manabe, K.</creatorcontrib><creatorcontrib>Ikarashi, T.</creatorcontrib><creatorcontrib>Ikarashi, N.</creatorcontrib><creatorcontrib>Hase, T.</creatorcontrib><creatorcontrib>Yoshihara, T.</creatorcontrib><creatorcontrib>Watanabe, H.</creatorcontrib><creatorcontrib>Tatsumi, T.</creatorcontrib><creatorcontrib>Mochizuki, Y.</creatorcontrib><title>Dual workfunction Ni-Silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices</title><title>IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004</title><addtitle>IEDM</addtitle><description>We present a new threshold-voltage (Vth) control technique for fully-silicided (FUSI) metal/high-k gate stacks which are suitable for 45nm-node LOP and LSTP CMOS. The key is the phase control of FUSI Ni-silicide by changing Ni film thickness prior to silicidation anneal. As a result, Ni/sub 3/Si and NiSi/sub 2/ are formed whose effective workfunctions (WFs) on HfSiON are found to be 4.8eV and 4.4eV, respectively, being largely displaced from Si-midgap by /spl plusmn/0.2eV. Meanwhile, the dopant segregation method, known to be successful in Vth-control of NiSi on SiO/sub 2/, did not work on HfSiON. With Ni/sub 3/Si-PMOS and NiSi/sub 2/-NMOS transistors, a wide range of Vth-tuning is achieved coping with both LSTP and LOP requirements. At the same time, leakage suppression merit is better than the 45nm-node targets at electrical thickness (Tinv) around 2.0 nm. Also, our phase-controlled fully silicided (PC-FUSI) devices show excellent mobility characteristics.</description><subject>Annealing</subject><subject>Applied sciences</subject><subject>Capacitance-voltage characteristics</subject><subject>Control systems</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Dielectrics</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Integrated circuits</subject><subject>Laboratories</subject><subject>MOS devices</subject><subject>National electric code</subject><subject>Phase control</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Silicidation</subject><subject>Silicides</subject><subject>Transistors</subject><isbn>0780386841</isbn><isbn>9780780386846</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2004</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpFkL1OwzAcxC0hJKD0ARCLFyQY3NqxnTgj6getFNpKaefKsf-hpmlS4gTUh-CdqQgSt9xwv7vhELpjdMAYjYfzyfh1EFAqBkywmEbiAt3QSFGuQiXYFep7_07PElJQxa_R97jVBf6q6n3elqZxVYkXjqSucMZZGM7y1C0X-E03gH2jzd7j7ISPO-2BmKps6qoowOK8LQriu5L-HXlcjch0k86fcANmV7qPFnBe1VjI8kDKygJO0vUK69LiZLnCFj6dAX-LLnNdeOj_eQ9tppP1aEaS5ct89JwQx7hsiFRxkAnNc64tjQIVCxoCZ0ZZHfJQsEAJoKCk0MpKLkAEVErIQXOeAVcZ76GHbveovdFFXuvSOL891u6g69OWnQ8LeUTP3H3HOQD4j7tn-Q8qLW26</recordid><startdate>2004</startdate><enddate>2004</enddate><creator>Takahashi, K.</creator><creator>Manabe, K.</creator><creator>Ikarashi, T.</creator><creator>Ikarashi, N.</creator><creator>Hase, T.</creator><creator>Yoshihara, T.</creator><creator>Watanabe, H.</creator><creator>Tatsumi, T.</creator><creator>Mochizuki, Y.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>IQODW</scope></search><sort><creationdate>2004</creationdate><title>Dual workfunction Ni-Silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices</title><author>Takahashi, K. ; Manabe, K. ; Ikarashi, T. ; Ikarashi, N. ; Hase, T. ; Yoshihara, T. ; Watanabe, H. ; Tatsumi, T. ; Mochizuki, Y.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i135t-5892b4a3f3ad07289406e31c8da63641284e0e854a8d534e42055efea33be38b3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2004</creationdate><topic>Annealing</topic><topic>Applied sciences</topic><topic>Capacitance-voltage characteristics</topic><topic>Control systems</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Dielectrics</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Integrated circuits</topic><topic>Laboratories</topic><topic>MOS devices</topic><topic>National electric code</topic><topic>Phase control</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Silicidation</topic><topic>Silicides</topic><topic>Transistors</topic><toplevel>online_resources</toplevel><creatorcontrib>Takahashi, K.</creatorcontrib><creatorcontrib>Manabe, K.</creatorcontrib><creatorcontrib>Ikarashi, T.</creatorcontrib><creatorcontrib>Ikarashi, N.</creatorcontrib><creatorcontrib>Hase, T.</creatorcontrib><creatorcontrib>Yoshihara, T.</creatorcontrib><creatorcontrib>Watanabe, H.</creatorcontrib><creatorcontrib>Tatsumi, T.</creatorcontrib><creatorcontrib>Mochizuki, Y.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Takahashi, K.</au><au>Manabe, K.</au><au>Ikarashi, T.</au><au>Ikarashi, N.</au><au>Hase, T.</au><au>Yoshihara, T.</au><au>Watanabe, H.</au><au>Tatsumi, T.</au><au>Mochizuki, Y.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Dual workfunction Ni-Silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices</atitle><btitle>IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004</btitle><stitle>IEDM</stitle><date>2004</date><risdate>2004</risdate><spage>91</spage><epage>94</epage><pages>91-94</pages><isbn>0780386841</isbn><isbn>9780780386846</isbn><abstract>We present a new threshold-voltage (Vth) control technique for fully-silicided (FUSI) metal/high-k gate stacks which are suitable for 45nm-node LOP and LSTP CMOS. The key is the phase control of FUSI Ni-silicide by changing Ni film thickness prior to silicidation anneal. As a result, Ni/sub 3/Si and NiSi/sub 2/ are formed whose effective workfunctions (WFs) on HfSiON are found to be 4.8eV and 4.4eV, respectively, being largely displaced from Si-midgap by /spl plusmn/0.2eV. Meanwhile, the dopant segregation method, known to be successful in Vth-control of NiSi on SiO/sub 2/, did not work on HfSiON. With Ni/sub 3/Si-PMOS and NiSi/sub 2/-NMOS transistors, a wide range of Vth-tuning is achieved coping with both LSTP and LOP requirements. At the same time, leakage suppression merit is better than the 45nm-node targets at electrical thickness (Tinv) around 2.0 nm. Also, our phase-controlled fully silicided (PC-FUSI) devices show excellent mobility characteristics.</abstract><cop>Piscataway NJ</cop><pub>IEEE</pub><doi>10.1109/IEDM.2004.1419074</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0780386841
ispartof IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004, 2004, p.91-94
issn
language eng
recordid cdi_pascalfrancis_primary_17806370
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Annealing
Applied sciences
Capacitance-voltage characteristics
Control systems
Design. Technologies. Operation analysis. Testing
Dielectrics
Electronics
Exact sciences and technology
Integrated circuits
Laboratories
MOS devices
National electric code
Phase control
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Silicidation
Silicides
Transistors
title Dual workfunction Ni-Silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-30T19%3A42%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-pascalfrancis_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Dual%20workfunction%20Ni-Silicide/HfSiON%20gate%20stacks%20by%20phase-controlled%20full-silicidation%20(PC-FUSI)%20technique%20for%2045nm-node%20LSTP%20and%20LOP%20devices&rft.btitle=IEDM%20Technical%20Digest.%20IEEE%20International%20Electron%20Devices%20Meeting,%202004&rft.au=Takahashi,%20K.&rft.date=2004&rft.spage=91&rft.epage=94&rft.pages=91-94&rft.isbn=0780386841&rft.isbn_list=9780780386846&rft_id=info:doi/10.1109/IEDM.2004.1419074&rft_dat=%3Cpascalfrancis_6IE%3E17806370%3C/pascalfrancis_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i135t-5892b4a3f3ad07289406e31c8da63641284e0e854a8d534e42055efea33be38b3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1419074&rfr_iscdi=true