Loading…

A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors : Application Specific Processors

Saved in:
Bibliographic Details
Published in:IEEE transactions on very large scale integration (VLSI) systems 2008, Vol.16 (10), p.1281-1294
Main Authors: KARURI, Kingshuk, CHATTOPADHYAY, Anupam, XIAOLIN CHEN, KAMMLER, David, LING HAO, LEUPERS, Rainer, MEYR, Heinrich, ASCHEID, Gerd
Format: Article
Language:English
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:
ISSN:1063-8210
1557-9999