Single-Cycle Multihop Asynchronous Repeated Traversal: A SMART Future for Reconfigurable On-Chip Networks : Toward a Coherent Multicore Memory Model

Saved in:
Bibliographic Details
Published in:Computer (Long Beach, Calif.) Calif.), 2013, Vol.46 (10), p.48-55
Main Authors: KRISHNA, Tushar, OWEN CHEN, Chia-Hsin, SUNGHYUN PARK, KWON, Woo-Cheol, SUBRAMANIAN, Suvinay, CHANDRAKASAN, Anantha P, PEH, Li-Shiuan
Format: Article
Language:English
Subjects:
Applied sciences
Computer science
control theory
systems
Computer systems and distributed systems. User interface
Electronics
Exact sciences and technology
Integrated circuits
Integrated circuits by function (including memories and processors)
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Software
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:
ISSN:0018-9162
1558-0814