700 V ultra-low on-resistance DB-nLDMOS with optimised thermal budget and neck region

An ultra-low Ron,sp 700 V DB-nLDMOS (dual P-buried-layer nLDMOS) which uses 0.35 μm technology and full ion implantation technology is proposed. Experimental results show that with 800 V BVds, Ron,sp is only 10.7 Ω · mm2 which is the lowest value of triple RESURF (REduce SURface Field) LDMOS reporte...

Full description

Saved in:
Bibliographic Details
Published in:Electronics letters 2014-01, Vol.50 (3), p.209-211
Main Authors: Mao, Kun, Qiao, Ming, Li, Zhaoji, Zhang, Bo
Format: Article
Language:English
Subjects:
Applied sciences
Budgeting
dual P‐buried‐layer nLDMO
Electronics
Exact sciences and technology
full ion implantation technology
Implantation
Ion implantation
JFET
JFET effect
junction gate field effect transistors
MOS integrated circuits
MOSFET
neck region
Necks
reduce surface field
RESURF
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Semiconductor technology
size 0.35 mum
Technology utilization
thermal budget optimisation
Transistors
ultra‐ow on‐resistance DB‐nLDMOS
voltage 700 V
voltage 800 V
Citations: Items that this one cites
Items that cite this one
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c4727-54aab328b7a8cc7f2ce56e8efb5b13582c92c8aa18d78eab67bcb7d996ab83923
cites cdi_FETCH-LOGICAL-c4727-54aab328b7a8cc7f2ce56e8efb5b13582c92c8aa18d78eab67bcb7d996ab83923
container_end_page 211
container_issue 3
container_start_page 209
container_title Electronics letters
container_volume 50
creator Mao, Kun
Qiao, Ming
Li, Zhaoji
Zhang, Bo
description An ultra-low Ron,sp 700 V DB-nLDMOS (dual P-buried-layer nLDMOS) which uses 0.35 μm technology and full ion implantation technology is proposed. Experimental results show that with 800 V BVds, Ron,sp is only 10.7 Ω · mm2 which is the lowest value of triple RESURF (REduce SURface Field) LDMOS reported before. This mainly benefits from two aspects. First, thermal budgets of the process are strictly limited after implantation of the Pbury layer. Secondly, device sizes of the neck region are optimised to reduce Ron,sp which also suppress the JFET effect of the triple RESURF LDMOS.
doi_str_mv 10.1049/el.2013.2287
format article
fullrecord <record><control><sourceid>proquest_24P</sourceid><recordid>TN_cdi_pascalfrancis_primary_28150461</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>3236699011</sourcerecordid><originalsourceid>FETCH-LOGICAL-c4727-54aab328b7a8cc7f2ce56e8efb5b13582c92c8aa18d78eab67bcb7d996ab83923</originalsourceid><addsrcrecordid>eNp9kEFrFDEYhoMouLS9-QMCKnhw1iSTTJKjbbdVGOlBK95CkvmmjWZntskMS_-9GbZoFfEUCM_38vAg9IKSNSVcv4O4ZoTWa8aUfIJWtBak0pR-e4pWpPxXgmr-HJ3kHByhnPKGcLpC15IQ_BXPcUq2iuMej0OVIIc82cEDPj-thvb809VnvA_TLR53U9iGDB2ebiFtbcRu7m5gwnbo8AD-B05wE8bhGD3rbcxw8vAeoeuLzZezD1V7dfnx7H1beS6ZrAS31tVMOWmV97JnHkQDCnonXPFXzGvmlbVUdVKBdY103slO68Y6VWtWH6E3h91dGu9myJMpdh5itAOMczZUMKIFJ1oX9OVf6PdxTkOxKxThrCZM8EK9PVA-jTkn6M0uha1N94YSs2Q2EM2S2SyZC_76YdRmb2OfSrSQf90wtUw3tHDiwO1DhPv_bppN27LTC0Jpvey_OtwFeOS7aR_hu67_neEP7J_GPwFALaNY</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1504230254</pqid></control><display><type>article</type><title>700 V ultra-low on-resistance DB-nLDMOS with optimised thermal budget and neck region</title><source>Wiley Open Access</source><creator>Mao, Kun ; Qiao, Ming ; Li, Zhaoji ; Zhang, Bo</creator><creatorcontrib>Mao, Kun ; Qiao, Ming ; Li, Zhaoji ; Zhang, Bo</creatorcontrib><description>An ultra-low Ron,sp 700 V DB-nLDMOS (dual P-buried-layer nLDMOS) which uses 0.35 μm technology and full ion implantation technology is proposed. Experimental results show that with 800 V BVds, Ron,sp is only 10.7 Ω · mm2 which is the lowest value of triple RESURF (REduce SURface Field) LDMOS reported before. This mainly benefits from two aspects. First, thermal budgets of the process are strictly limited after implantation of the Pbury layer. Secondly, device sizes of the neck region are optimised to reduce Ron,sp which also suppress the JFET effect of the triple RESURF LDMOS.</description><identifier>ISSN: 0013-5194</identifier><identifier>ISSN: 1350-911X</identifier><identifier>EISSN: 1350-911X</identifier><identifier>DOI: 10.1049/el.2013.2287</identifier><identifier>CODEN: ELLEAK</identifier><language>eng</language><publisher>Stevenage: The Institution of Engineering and Technology</publisher><subject>Applied sciences ; Budgeting ; dual P‐buried‐layer nLDMO ; Electronics ; Exact sciences and technology ; full ion implantation technology ; Implantation ; Ion implantation ; JFET ; JFET effect ; junction gate field effect transistors ; MOS integrated circuits ; MOSFET ; neck region ; Necks ; reduce surface field ; RESURF ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Semiconductor technology ; size 0.35 mum ; Technology utilization ; thermal budget optimisation ; Transistors ; ultra‐ow on‐resistance DB‐nLDMOS ; voltage 700 V ; voltage 800 V</subject><ispartof>Electronics letters, 2014-01, Vol.50 (3), p.209-211</ispartof><rights>The Institution of Engineering and Technology</rights><rights>2020 The Institution of Engineering and Technology</rights><rights>2015 INIST-CNRS</rights><rights>Copyright The Institution of Engineering &amp; Technology Jan 30, 2014</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c4727-54aab328b7a8cc7f2ce56e8efb5b13582c92c8aa18d78eab67bcb7d996ab83923</citedby><cites>FETCH-LOGICAL-c4727-54aab328b7a8cc7f2ce56e8efb5b13582c92c8aa18d78eab67bcb7d996ab83923</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://onlinelibrary.wiley.com/doi/pdf/10.1049%2Fel.2013.2287$$EPDF$$P50$$Gwiley$$H</linktopdf><linktohtml>$$Uhttps://onlinelibrary.wiley.com/doi/full/10.1049%2Fel.2013.2287$$EHTML$$P50$$Gwiley$$H</linktohtml><link.rule.ids>314,780,784,9755,11562,27924,27925,46052,46476</link.rule.ids><linktorsrc>$$Uhttps://onlinelibrary.wiley.com/doi/abs/10.1049%2Fel.2013.2287$$EView_record_in_Wiley-Blackwell$$FView_record_in_$$GWiley-Blackwell</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=28150461$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Mao, Kun</creatorcontrib><creatorcontrib>Qiao, Ming</creatorcontrib><creatorcontrib>Li, Zhaoji</creatorcontrib><creatorcontrib>Zhang, Bo</creatorcontrib><title>700 V ultra-low on-resistance DB-nLDMOS with optimised thermal budget and neck region</title><title>Electronics letters</title><description>An ultra-low Ron,sp 700 V DB-nLDMOS (dual P-buried-layer nLDMOS) which uses 0.35 μm technology and full ion implantation technology is proposed. Experimental results show that with 800 V BVds, Ron,sp is only 10.7 Ω · mm2 which is the lowest value of triple RESURF (REduce SURface Field) LDMOS reported before. This mainly benefits from two aspects. First, thermal budgets of the process are strictly limited after implantation of the Pbury layer. Secondly, device sizes of the neck region are optimised to reduce Ron,sp which also suppress the JFET effect of the triple RESURF LDMOS.</description><subject>Applied sciences</subject><subject>Budgeting</subject><subject>dual P‐buried‐layer nLDMO</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>full ion implantation technology</subject><subject>Implantation</subject><subject>Ion implantation</subject><subject>JFET</subject><subject>JFET effect</subject><subject>junction gate field effect transistors</subject><subject>MOS integrated circuits</subject><subject>MOSFET</subject><subject>neck region</subject><subject>Necks</subject><subject>reduce surface field</subject><subject>RESURF</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Semiconductor technology</subject><subject>size 0.35 mum</subject><subject>Technology utilization</subject><subject>thermal budget optimisation</subject><subject>Transistors</subject><subject>ultra‐ow on‐resistance DB‐nLDMOS</subject><subject>voltage 700 V</subject><subject>voltage 800 V</subject><issn>0013-5194</issn><issn>1350-911X</issn><issn>1350-911X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2014</creationdate><recordtype>article</recordtype><recordid>eNp9kEFrFDEYhoMouLS9-QMCKnhw1iSTTJKjbbdVGOlBK95CkvmmjWZntskMS_-9GbZoFfEUCM_38vAg9IKSNSVcv4O4ZoTWa8aUfIJWtBak0pR-e4pWpPxXgmr-HJ3kHByhnPKGcLpC15IQ_BXPcUq2iuMej0OVIIc82cEDPj-thvb809VnvA_TLR53U9iGDB2ebiFtbcRu7m5gwnbo8AD-B05wE8bhGD3rbcxw8vAeoeuLzZezD1V7dfnx7H1beS6ZrAS31tVMOWmV97JnHkQDCnonXPFXzGvmlbVUdVKBdY103slO68Y6VWtWH6E3h91dGu9myJMpdh5itAOMczZUMKIFJ1oX9OVf6PdxTkOxKxThrCZM8EK9PVA-jTkn6M0uha1N94YSs2Q2EM2S2SyZC_76YdRmb2OfSrSQf90wtUw3tHDiwO1DhPv_bppN27LTC0Jpvey_OtwFeOS7aR_hu67_neEP7J_GPwFALaNY</recordid><startdate>20140130</startdate><enddate>20140130</enddate><creator>Mao, Kun</creator><creator>Qiao, Ming</creator><creator>Li, Zhaoji</creator><creator>Zhang, Bo</creator><general>The Institution of Engineering and Technology</general><general>Institution of Engineering and Technology</general><general>John Wiley &amp; Sons, Inc</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>8FE</scope><scope>8FG</scope><scope>ABJCF</scope><scope>AFKRA</scope><scope>ARAPS</scope><scope>AZQEC</scope><scope>BENPR</scope><scope>BGLVJ</scope><scope>CCPQU</scope><scope>DWQXO</scope><scope>GNUQQ</scope><scope>HCIFZ</scope><scope>JQ2</scope><scope>K7-</scope><scope>L6V</scope><scope>M7S</scope><scope>P5Z</scope><scope>P62</scope><scope>PQEST</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>PRINS</scope><scope>PTHSS</scope><scope>7SP</scope><scope>8FD</scope><scope>F28</scope><scope>FR3</scope><scope>L7M</scope></search><sort><creationdate>20140130</creationdate><title>700 V ultra-low on-resistance DB-nLDMOS with optimised thermal budget and neck region</title><author>Mao, Kun ; Qiao, Ming ; Li, Zhaoji ; Zhang, Bo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c4727-54aab328b7a8cc7f2ce56e8efb5b13582c92c8aa18d78eab67bcb7d996ab83923</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2014</creationdate><topic>Applied sciences</topic><topic>Budgeting</topic><topic>dual P‐buried‐layer nLDMO</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>full ion implantation technology</topic><topic>Implantation</topic><topic>Ion implantation</topic><topic>JFET</topic><topic>JFET effect</topic><topic>junction gate field effect transistors</topic><topic>MOS integrated circuits</topic><topic>MOSFET</topic><topic>neck region</topic><topic>Necks</topic><topic>reduce surface field</topic><topic>RESURF</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Semiconductor technology</topic><topic>size 0.35 mum</topic><topic>Technology utilization</topic><topic>thermal budget optimisation</topic><topic>Transistors</topic><topic>ultra‐ow on‐resistance DB‐nLDMOS</topic><topic>voltage 700 V</topic><topic>voltage 800 V</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Mao, Kun</creatorcontrib><creatorcontrib>Qiao, Ming</creatorcontrib><creatorcontrib>Li, Zhaoji</creatorcontrib><creatorcontrib>Zhang, Bo</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>Materials Science &amp; Engineering Collection</collection><collection>ProQuest Central</collection><collection>Advanced Technologies &amp; Aerospace Collection</collection><collection>ProQuest Central Essentials</collection><collection>ProQuest Central</collection><collection>Technology Collection</collection><collection>ProQuest One Community College</collection><collection>ProQuest Central</collection><collection>ProQuest Central Student</collection><collection>SciTech Premium Collection (Proquest) (PQ_SDU_P3)</collection><collection>ProQuest Computer Science Collection</collection><collection>Computer science database</collection><collection>ProQuest Engineering Collection</collection><collection>Engineering Database</collection><collection>ProQuest advanced technologies &amp; aerospace journals</collection><collection>ProQuest Advanced Technologies &amp; Aerospace Collection</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central China</collection><collection>Engineering collection</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Electronics letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Mao, Kun</au><au>Qiao, Ming</au><au>Li, Zhaoji</au><au>Zhang, Bo</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>700 V ultra-low on-resistance DB-nLDMOS with optimised thermal budget and neck region</atitle><jtitle>Electronics letters</jtitle><date>2014-01-30</date><risdate>2014</risdate><volume>50</volume><issue>3</issue><spage>209</spage><epage>211</epage><pages>209-211</pages><issn>0013-5194</issn><issn>1350-911X</issn><eissn>1350-911X</eissn><coden>ELLEAK</coden><abstract>An ultra-low Ron,sp 700 V DB-nLDMOS (dual P-buried-layer nLDMOS) which uses 0.35 μm technology and full ion implantation technology is proposed. Experimental results show that with 800 V BVds, Ron,sp is only 10.7 Ω · mm2 which is the lowest value of triple RESURF (REduce SURface Field) LDMOS reported before. This mainly benefits from two aspects. First, thermal budgets of the process are strictly limited after implantation of the Pbury layer. Secondly, device sizes of the neck region are optimised to reduce Ron,sp which also suppress the JFET effect of the triple RESURF LDMOS.</abstract><cop>Stevenage</cop><pub>The Institution of Engineering and Technology</pub><doi>10.1049/el.2013.2287</doi><tpages>3</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0013-5194
ispartof Electronics letters, 2014-01, Vol.50 (3), p.209-211
issn 0013-5194
1350-911X
1350-911X
language eng
recordid cdi_pascalfrancis_primary_28150461
source Wiley Open Access
subjects Applied sciences
Budgeting
dual P‐buried‐layer nLDMO
Electronics
Exact sciences and technology
full ion implantation technology
Implantation
Ion implantation
JFET
JFET effect
junction gate field effect transistors
MOS integrated circuits
MOSFET
neck region
Necks
reduce surface field
RESURF
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Semiconductor technology
size 0.35 mum
Technology utilization
thermal budget optimisation
Transistors
ultra‐ow on‐resistance DB‐nLDMOS
voltage 700 V
voltage 800 V
title 700 V ultra-low on-resistance DB-nLDMOS with optimised thermal budget and neck region
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T14%3A37%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_24P&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=700%20V%20ultra-low%20on-resistance%20DB-nLDMOS%20with%20optimised%20thermal%20budget%20and%20neck%20region&rft.jtitle=Electronics%20letters&rft.au=Mao,%20Kun&rft.date=2014-01-30&rft.volume=50&rft.issue=3&rft.spage=209&rft.epage=211&rft.pages=209-211&rft.issn=0013-5194&rft.eissn=1350-911X&rft.coden=ELLEAK&rft_id=info:doi/10.1049/el.2013.2287&rft_dat=%3Cproquest_24P%3E3236699011%3C/proquest_24P%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c4727-54aab328b7a8cc7f2ce56e8efb5b13582c92c8aa18d78eab67bcb7d996ab83923%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=1504230254&rft_id=info:pmid/&rfr_iscdi=true