Loading…

Cascade of ultrafast soliton-dragging and trapping logic gates

As part of the header decoding circuit for a 100-Gb/s ring local area network, a soliton-dragging NOR gate followed by a soliton-trapping AND gate that can operate up to bit rates of 0.2 THz was demonstrated. The soliton-dragging NOR gate has a time-shift-keyed output, while the soliton-trapping AND...

Full description

Saved in:
Bibliographic Details
Published in:IEEE photonics technology letters 1992-09, Vol.4 (9), p.1043-1046
Main Authors: Soccolich, C.E., Chbat, M.W., Islam, M.N., Prucnal, P.R.
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c306t-494ae4fb5e1c9632090f0dcb0df6666216a2aaaa7e48004ff80faf43bf4219a03
cites cdi_FETCH-LOGICAL-c306t-494ae4fb5e1c9632090f0dcb0df6666216a2aaaa7e48004ff80faf43bf4219a03
container_end_page 1046
container_issue 9
container_start_page 1043
container_title IEEE photonics technology letters
container_volume 4
creator Soccolich, C.E.
Chbat, M.W.
Islam, M.N.
Prucnal, P.R.
description As part of the header decoding circuit for a 100-Gb/s ring local area network, a soliton-dragging NOR gate followed by a soliton-trapping AND gate that can operate up to bit rates of 0.2 THz was demonstrated. The soliton-dragging NOR gate has a time-shift-keyed output, while the soliton-trapping AND gate converts the time shifts to an energy contrast. Even with timing jitter and coupling losses, the measured output energy contrast is approximately 12:1. The experimental results are in good agreement with numerical simulations of the nonlinear Schrodinger equation.< >
doi_str_mv 10.1109/68.157143
format article
fullrecord <record><control><sourceid>proquest_pasca</sourceid><recordid>TN_cdi_pascalfrancis_primary_4376131</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>157143</ieee_id><sourcerecordid>28256493</sourcerecordid><originalsourceid>FETCH-LOGICAL-c306t-494ae4fb5e1c9632090f0dcb0df6666216a2aaaa7e48004ff80faf43bf4219a03</originalsourceid><addsrcrecordid>eNpFkM1LxDAQxYMouK4evHrqQQQPXWeaNG0ugix-wYIXPYfZNCmRbluT7sH_3iwVfZd5w_zmHR5jlwgrRFB3sl5hWaHgR2yBSmAOWInj5CF5RF6esrMYPwFQlFws2P2aoqHGZoPL9t0UyFGcsjh0fhr6vAnUtr5vM-qbLB3H8bB0Q-tN1tJk4zk7cdRFe_E7l-zj6fF9_ZJv3p5f1w-b3HCQUy6UICvctrRolOQFKHDQmC00TiYVKKmgpMqKGkA4V4MjJ_jWiQIVAV-ymzl3DMPX3sZJ73w0tuuot8M-6qIuSikUT-DtDJowxBis02PwOwrfGkEfGtKy1nNDib3-DT100LlAvfHx70HwSiLHhF3NmLfW_sfNGT_KpmzO</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>28256493</pqid></control><display><type>article</type><title>Cascade of ultrafast soliton-dragging and trapping logic gates</title><source>IEEE Xplore (Online service)</source><creator>Soccolich, C.E. ; Chbat, M.W. ; Islam, M.N. ; Prucnal, P.R.</creator><creatorcontrib>Soccolich, C.E. ; Chbat, M.W. ; Islam, M.N. ; Prucnal, P.R.</creatorcontrib><description>As part of the header decoding circuit for a 100-Gb/s ring local area network, a soliton-dragging NOR gate followed by a soliton-trapping AND gate that can operate up to bit rates of 0.2 THz was demonstrated. The soliton-dragging NOR gate has a time-shift-keyed output, while the soliton-trapping AND gate converts the time shifts to an energy contrast. Even with timing jitter and coupling losses, the measured output energy contrast is approximately 12:1. The experimental results are in good agreement with numerical simulations of the nonlinear Schrodinger equation.&lt; &gt;</description><identifier>ISSN: 1041-1135</identifier><identifier>EISSN: 1941-0174</identifier><identifier>DOI: 10.1109/68.157143</identifier><identifier>CODEN: IPTLEL</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Bit rate ; Circuits ; Decoding ; Energy measurement ; Exact sciences and technology ; Fundamental areas of phenomenology (including applications) ; Local area networks ; Logic gates ; Loss measurement ; Numerical simulation ; Optics ; Physics ; Quantum optics ; Schrodinger equation ; Timing jitter</subject><ispartof>IEEE photonics technology letters, 1992-09, Vol.4 (9), p.1043-1046</ispartof><rights>1993 INIST-CNRS</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c306t-494ae4fb5e1c9632090f0dcb0df6666216a2aaaa7e48004ff80faf43bf4219a03</citedby><cites>FETCH-LOGICAL-c306t-494ae4fb5e1c9632090f0dcb0df6666216a2aaaa7e48004ff80faf43bf4219a03</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/157143$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=4376131$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Soccolich, C.E.</creatorcontrib><creatorcontrib>Chbat, M.W.</creatorcontrib><creatorcontrib>Islam, M.N.</creatorcontrib><creatorcontrib>Prucnal, P.R.</creatorcontrib><title>Cascade of ultrafast soliton-dragging and trapping logic gates</title><title>IEEE photonics technology letters</title><addtitle>LPT</addtitle><description>As part of the header decoding circuit for a 100-Gb/s ring local area network, a soliton-dragging NOR gate followed by a soliton-trapping AND gate that can operate up to bit rates of 0.2 THz was demonstrated. The soliton-dragging NOR gate has a time-shift-keyed output, while the soliton-trapping AND gate converts the time shifts to an energy contrast. Even with timing jitter and coupling losses, the measured output energy contrast is approximately 12:1. The experimental results are in good agreement with numerical simulations of the nonlinear Schrodinger equation.&lt; &gt;</description><subject>Bit rate</subject><subject>Circuits</subject><subject>Decoding</subject><subject>Energy measurement</subject><subject>Exact sciences and technology</subject><subject>Fundamental areas of phenomenology (including applications)</subject><subject>Local area networks</subject><subject>Logic gates</subject><subject>Loss measurement</subject><subject>Numerical simulation</subject><subject>Optics</subject><subject>Physics</subject><subject>Quantum optics</subject><subject>Schrodinger equation</subject><subject>Timing jitter</subject><issn>1041-1135</issn><issn>1941-0174</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1992</creationdate><recordtype>article</recordtype><recordid>eNpFkM1LxDAQxYMouK4evHrqQQQPXWeaNG0ugix-wYIXPYfZNCmRbluT7sH_3iwVfZd5w_zmHR5jlwgrRFB3sl5hWaHgR2yBSmAOWInj5CF5RF6esrMYPwFQlFws2P2aoqHGZoPL9t0UyFGcsjh0fhr6vAnUtr5vM-qbLB3H8bB0Q-tN1tJk4zk7cdRFe_E7l-zj6fF9_ZJv3p5f1w-b3HCQUy6UICvctrRolOQFKHDQmC00TiYVKKmgpMqKGkA4V4MjJ_jWiQIVAV-ymzl3DMPX3sZJ73w0tuuot8M-6qIuSikUT-DtDJowxBis02PwOwrfGkEfGtKy1nNDib3-DT100LlAvfHx70HwSiLHhF3NmLfW_sfNGT_KpmzO</recordid><startdate>19920901</startdate><enddate>19920901</enddate><creator>Soccolich, C.E.</creator><creator>Chbat, M.W.</creator><creator>Islam, M.N.</creator><creator>Prucnal, P.R.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>19920901</creationdate><title>Cascade of ultrafast soliton-dragging and trapping logic gates</title><author>Soccolich, C.E. ; Chbat, M.W. ; Islam, M.N. ; Prucnal, P.R.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c306t-494ae4fb5e1c9632090f0dcb0df6666216a2aaaa7e48004ff80faf43bf4219a03</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1992</creationdate><topic>Bit rate</topic><topic>Circuits</topic><topic>Decoding</topic><topic>Energy measurement</topic><topic>Exact sciences and technology</topic><topic>Fundamental areas of phenomenology (including applications)</topic><topic>Local area networks</topic><topic>Logic gates</topic><topic>Loss measurement</topic><topic>Numerical simulation</topic><topic>Optics</topic><topic>Physics</topic><topic>Quantum optics</topic><topic>Schrodinger equation</topic><topic>Timing jitter</topic><toplevel>online_resources</toplevel><creatorcontrib>Soccolich, C.E.</creatorcontrib><creatorcontrib>Chbat, M.W.</creatorcontrib><creatorcontrib>Islam, M.N.</creatorcontrib><creatorcontrib>Prucnal, P.R.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE photonics technology letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Soccolich, C.E.</au><au>Chbat, M.W.</au><au>Islam, M.N.</au><au>Prucnal, P.R.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Cascade of ultrafast soliton-dragging and trapping logic gates</atitle><jtitle>IEEE photonics technology letters</jtitle><stitle>LPT</stitle><date>1992-09-01</date><risdate>1992</risdate><volume>4</volume><issue>9</issue><spage>1043</spage><epage>1046</epage><pages>1043-1046</pages><issn>1041-1135</issn><eissn>1941-0174</eissn><coden>IPTLEL</coden><abstract>As part of the header decoding circuit for a 100-Gb/s ring local area network, a soliton-dragging NOR gate followed by a soliton-trapping AND gate that can operate up to bit rates of 0.2 THz was demonstrated. The soliton-dragging NOR gate has a time-shift-keyed output, while the soliton-trapping AND gate converts the time shifts to an energy contrast. Even with timing jitter and coupling losses, the measured output energy contrast is approximately 12:1. The experimental results are in good agreement with numerical simulations of the nonlinear Schrodinger equation.&lt; &gt;</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/68.157143</doi><tpages>4</tpages></addata></record>
fulltext fulltext
identifier ISSN: 1041-1135
ispartof IEEE photonics technology letters, 1992-09, Vol.4 (9), p.1043-1046
issn 1041-1135
1941-0174
language eng
recordid cdi_pascalfrancis_primary_4376131
source IEEE Xplore (Online service)
subjects Bit rate
Circuits
Decoding
Energy measurement
Exact sciences and technology
Fundamental areas of phenomenology (including applications)
Local area networks
Logic gates
Loss measurement
Numerical simulation
Optics
Physics
Quantum optics
Schrodinger equation
Timing jitter
title Cascade of ultrafast soliton-dragging and trapping logic gates
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T13%3A40%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_pasca&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Cascade%20of%20ultrafast%20soliton-dragging%20and%20trapping%20logic%20gates&rft.jtitle=IEEE%20photonics%20technology%20letters&rft.au=Soccolich,%20C.E.&rft.date=1992-09-01&rft.volume=4&rft.issue=9&rft.spage=1043&rft.epage=1046&rft.pages=1043-1046&rft.issn=1041-1135&rft.eissn=1941-0174&rft.coden=IPTLEL&rft_id=info:doi/10.1109/68.157143&rft_dat=%3Cproquest_pasca%3E28256493%3C/proquest_pasca%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c306t-494ae4fb5e1c9632090f0dcb0df6666216a2aaaa7e48004ff80faf43bf4219a03%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=28256493&rft_id=info:pmid/&rft_ieee_id=157143&rfr_iscdi=true