Analysis and modeling of floating-gate EEPROM cells

Floating-gate MOS devices using thin tunnel oxide are becoming an acceptable standard in electrically erasable nonvolatile memory. Theoretical and experimental analysis of WRITE/ERASE characteristics for this type of memory cell are presented. A simplified device model is given based on the concept...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on electron devices 1986-06, Vol.33 (6), p.835-844
Main Authors: Kolodny, A., Nieh, S.T.K., Eitan, B., Shappir, J.
Format: Article
Language:English
Subjects:
Applied sciences
Electronics
Exact sciences and technology
Storage and reproduction of information
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Floating-gate MOS devices using thin tunnel oxide are becoming an acceptable standard in electrically erasable nonvolatile memory. Theoretical and experimental analysis of WRITE/ERASE characteristics for this type of memory cell are presented. A simplified device model is given based on the concept of coupling ratios. The WRITE operation is adequately represented by the simplified model. The ERASE operation is complicated due to formation of depletion layers in the transistor's channel and under the tunnel oxide. Experimental investigation of these effects is described, and they are included in a detailed cell model. In certain cell structures, a hole current can flow from the drain into the substrate during the ERASE oepration. This effect is shown to be associated with positive charge trapping in the tunnel oxide and threshold window opening. An experimental investigation of these phenomena is described, and a recommendation is made to avoid them by an appropriate cell design.
ISSN:0018-9383
1557-9646
DOI:10.1109/T-ED.1986.22576