Increasing Design Changeability Using Dynamic Partial Reconfiguration

In order to be able to change the functionality of filters and other data acquisition algorithms after their installation, it has been common for years to utilize reconfigurable field-programmable gate arrays (FPGAs) for data filtering and data forwarding. This paper presents a framework built to ta...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on nuclear science 2010-04, Vol.57 (2), p.602-609
Main Authors: Abel, Norbert, Manz, Sebastian, Grull, Frederik, Kebschull, Udo
Format: Article
Language:English
Subjects:
Algorithms
Changeability
Data acquisition
data acquisition systems
dynamic partial reconfiguration
Dynamics
Field programmable gate arrays
field programmable gate arrays (FPGAs)
Filtering
Filtration
Gate arrays
Hardware
Logic arrays
Logic devices
Programmable logic arrays
Random access memory
Reconfiguration
Table lookup
Utilization
Vehicle dynamics
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In order to be able to change the functionality of filters and other data acquisition algorithms after their installation, it has been common for years to utilize reconfigurable field-programmable gate arrays (FPGAs) for data filtering and data forwarding. This paper presents a framework built to take advantage of an enhanced reconfiguration technology called dynamic partial reconfiguration (DPR). It is shown how this framework is designed and how it can be used to get a quick and easy access to DPR. Current case study measurements are presented and a short outlook illustrates how DPR could help to significantly increase the changeability of FPGAs regarding typical data acquisition applications and algorithms, which could finally lead to a better capacity utilization of FPGAs.
ISSN:0018-9499
1558-1578
DOI:10.1109/TNS.2009.2037916