A 12 Bit 1.6 GS/s BiCMOS 2×2 Hierarchical Time-Interleaved Pipeline ADC

This paper describes a 12 bit 1.6 GS/s pipeline ADC realized in a 0.18 μm complementary BiCMOS SiGe process. The ADC consists of a four-way time-interleaved hierarchical structure and a master-slave T&H to improve the dynamic performance of the individual sub-ADCs and to reduce both the converte...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2014-09, Vol.49 (9), p.1876-1885
Main Authors: El-Chammas, Manar, Xiaopeng Li, Kimura, Shigenobu, Maclean, Kenneth, Hu, Jake, Weaver, Mark, Gindlesperger, Matthew, Kaylor, Scott, Payne, Robert, Sestok, Charles K., Bright, William
Format: Article
Language:English
Subjects:
Clocks
Complexity theory
Error analysis
Gain
Master-slave
Pipeline A/D
Pipelines
time-interleaving
Timing
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper describes a 12 bit 1.6 GS/s pipeline ADC realized in a 0.18 μm complementary BiCMOS SiGe process. The ADC consists of a four-way time-interleaved hierarchical structure and a master-slave T&H to improve the dynamic performance of the individual sub-ADCs and to reduce both the converter error rate and the complexity of the required interleaving background calibration algorithms. It achieves an SFDR of 79 dBc and 66 dBc at low and high frequency inputs, respectively and an error rate of less than 10 -9 , and has a power consumption of 1.15 W for the core ADC.
ISSN:0018-9200
1558-173X
DOI:10.1109/JSSC.2014.2315624