Median Filter Architecture by Accumulative Parallel Counters

The time to process each of the W/B processing blocks of a median calculation method on a set of N W-bit integers is improved here by a factor of three compared with literature. The parallelism uncovered in blocks containing B-bit slices is exploited by independent accumulative parallel counters so...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2015-07, Vol.62 (7), p.661-665
Main Authors: Cadenas, J. O., Megson, G. M., Sherratt, R. S.
Format: Article
Language:English
Subjects:
Architecture
Circuits
Clocks
Computer architecture
Decoding
Hardware
Image Processing
Integers
Mathematical analysis
Median Filter
Pipelined Processing
Radiation detectors
Registers
Vectors
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The time to process each of the W/B processing blocks of a median calculation method on a set of N W-bit integers is improved here by a factor of three compared with literature. The parallelism uncovered in blocks containing B-bit slices is exploited by independent accumulative parallel counters so that the median is calculated faster than any known previous method for any N, W values. The improvements to the method are discussed in the context of calculating the median for a moving set of N integers, for which a pipelined architecture is developed. An extra benefit of a smaller area for the architecture is also reported.
ISSN:1549-7747
1558-3791
DOI:10.1109/TCSII.2015.2415655