TSV-Based 3-D ICs: Design Methods and Tools

• Published in: IEEE transactions on computer-aided design of integrated circuits and systems 2017-10, Vol.36 (10), p.1593-1619
• Main Authors: Tiantao Lu, Serafy, Caleb, Zhiyuan Yang, Samal, Sandeep Kumar, Sung Kyu Lim, Srivastava, Ankur
• Format: Article
• Language: English
• Subjects: 3-D integrated circuit (IC); architecture; Circuit design; Co-design; Density; Design tools; Dies; Integrated circuit interconnections; Integrated circuits; Performance enhancement; Physical design; Power consumption; Regeneration; Scaling; Signal integrity; System on chip; Three dimensional models; Three-dimensional integrated circuits; Through-silicon vias
• ISSN: 0278-0070; 1937-4151
• DOI: 10.1109/TCAD.2017.2666604

Vertically integrated circuits (3-D ICs) may revitalize Moore's law scaling which has slowed down in recent years. 3-D stacking is an emerging technology that stacks multiple dies vertically to achieve higher transistor density independent of device scaling. They provide high-density vertical interconnects, which can reduce interconnect power and delay. Moreover, 3-D ICs can integrate disparate circuit technologies into a single chip, thereby unlocking new system-on-chip architectures that do not exist in 2-D technology. While 3-D integration could bring new architectural opportunities and significant performance enhancement, new thermal, power delivery, signal integrity and reliability challenges emerge as power consumption grows, and device density increases. Moreover, the significant expansion of CPU design space in 3-D requires new architectural models and methodologies for design space exploration (DSE). New design tools and methods are required to address these 3-D-specific challenges. This keynote paper focuses on the state of the art, ongoing advances and future challenges of 3-D IC design tools and methods. The primary focus of this paper is TSV-based 3-D ICs, although we also discuss recent advances in monolithic 3-D ICs. The objective of this paper is to provide a unified perspective on the fundamental opportunities and challenges posed by 3-D ICs especially from the context of design tools and methods. We also discuss the methodology of co-design to address more complicated and interdependent design problems in 3-D IC, and conclude with a discussion of the remaining challenges and open problems that must be overcome to make 3-D IC technology commercially viable.