Efficient Progressive Radiance Estimation Engine Architecture and Implementation for Progressive Photon Mapping

We propose a progressive radiance estimation engine (PREE) hardware architecture to accelerate the processing of the progressive photon mapping with satisfactory graphic quality. The presented PREE architecture consists of four progressive radiance estimation units (PREUs), approximate full task sch...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. I, Regular papers Regular papers, 2018-08, Vol.65 (8), p.2491-2502
Main Authors: Chiu, Ching-Chieh, Van, Lan-Da, Lin, Yu-Shu
Format: Article
Language:English
Subjects:
Acceleration
Approximation algorithms
CMOS
Computer architecture
Computer simulation
Dependence
Estimation
Graphics
Hardware
Hardware architecture
Mapping
Photonics
progressive photon mapping
progressive radiance estimation
Radiance
Upgrading
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:We propose a progressive radiance estimation engine (PREE) hardware architecture to accelerate the processing of the progressive photon mapping with satisfactory graphic quality. The presented PREE architecture consists of four progressive radiance estimation units (PREUs), approximate full task schedule-oriented hit-point update operation controller (AFTSO-HpUOC) and approximate data-independent schedule-oriented radiance evaluation controller (ADISO-REC). The PREUs accelerate the radiance estimation computation by a pipeline technique and share and configure the hardware resource for hit-point update operation and radiance evaluation. Through AFTSO-HpUOC and ADISO-REC, the data can be efficiently dispatched to achieve better parallelism and the data dependence can be alleviated within the four PREUs, respectively. The core area of the proposed PREE architecture implemented in TSMC 90-nm CMOS process is 1.78 mm 2 . According to the post-layout simulation results, the implementation achieves 496.79 million hit-point update operations per second (MHpUO/s) and consumes 184 mW at 125 MHz for Cornell box with three balls.
ISSN:1549-8328
1558-0806
DOI:10.1109/TCSI.2018.2789680