An 8 GS/s 20 GHz bandwidth master‐slave track‐and‐hold amplifier in 65 nm CMOS

A 65 nm CMOS fully‐differential track‐and‐hold amplifier (THA) in master‐slave configuration is presented. For high‐speed operation, Cherry‐Hooper amplifier with input inductive‐peaking and switched‐source follower (SSF) circuit are used for the front‐end preamplifier and master/slave track‐and‐hold...

Full description

Saved in:
Bibliographic Details
Published in:Microwave and optical technology letters 2018-12, Vol.60 (12), p.3080-3084
Main Authors: Na, Yunsik, Mehmood, Zubair, Kang, Sungbin, Jung, Heechang, Seo, Munkyo
Format: Article
Language:English
Subjects:
Amplifiers
CMOS
Configurations
high speed sampling
master‐slave THAs
Power consumption
sampling circuits
switched source follower
track and hold amplifier
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A 65 nm CMOS fully‐differential track‐and‐hold amplifier (THA) in master‐slave configuration is presented. For high‐speed operation, Cherry‐Hooper amplifier with input inductive‐peaking and switched‐source follower (SSF) circuit are used for the front‐end preamplifier and master/slave track‐and‐hold circuits, respectively. On‐wafer testing in single‐ended input/output configuration shows that the fabricated THA exhibits 20 GHz switched‐mode bandwidth and 11.9 dB conversion gain at 8 GS/s clock, with THD 36 dB within the 3‐dB bandwidth, while consuming 361 mW of dc power at 2.6 V supply. This work represents the highest input bandwidth for master‐slave THA in CMOS, to the best of authors' knowledge. The chip area is 0.681 mm2 including pads (active chip area: 0.2 mm2).
ISSN:0895-2477
1098-2760
DOI:10.1002/mop.31412