Loading…

A 14-bit 250 kS/s two-step inverter-based incremental Σ Δ ADC for CMOS image sensor in 0.18 μ m technology

This paper presents a 14-bit Incremental Sigma-Delta (ΣΔ) analog-to-digital converter suitable for column wise integration in a CMOS image sensor. A two step conversion is performed to improve the conversion speed. As the same ΣΔ modulator is used for both steps, the overall complexity is reduced. F...

Full description

Saved in:

Bibliographic Details
Published in:	Analog integrated circuits and signal processing 2018-01, Vol.97 (3), p.427-435
Main Authors:	Bisiaux, Pierre, Lelandais-Perrault, Caroline, Kolar, Anthony, Filipe Vinci dos Santos, Benabes, Philippe
Format:	Article
Language:	English
Subjects:	Analog to digital conversion Analog to digital converters CMOS Digital cameras Digital imaging Inverters Operational amplifiers Oversampling Power consumption Technology Transconductance
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

cited_by
cites
container_end_page	435
container_issue	3
container_start_page	427
container_title	Analog integrated circuits and signal processing
container_volume	97
creator	Bisiaux, Pierre Lelandais-Perrault, Caroline Kolar, Anthony Filipe Vinci dos Santos Benabes, Philippe
description	This paper presents a 14-bit Incremental Sigma-Delta (ΣΔ) analog-to-digital converter suitable for column wise integration in a CMOS image sensor. A two step conversion is performed to improve the conversion speed. As the same ΣΔ modulator is used for both steps, the overall complexity is reduced. Furthermore, the use of inverter-based amplifiers instead of operational transconductance amplifier facilitates the integration within the column pitch and decreases power consumption. MonteCarlo simulations have been done in order to validate the design of the inverter. The proposed ADC is designed in 0.18μm CMOS technology. The simulation is performed with a 1.8 V voltage supply, a 20 MHz system clock frequency and an oversampling ratio (OSR) of 70, and achieves a power consumption is 460μW, a SNDR of 85.4 dB at a sampling rate of 250 kS/s.
doi_str_mv	10.1007/s10470-018-1238-x
format	article
fullrecord	<record><control><sourceid>proquest</sourceid><recordid>TN_cdi_proquest_journals_2130836978</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2130836978</sourcerecordid><originalsourceid>FETCH-proquest_journals_21308369783</originalsourceid><addsrcrecordid>eNqNjk1OwzAQhS0EEuHnAOxGYm06EyfYWVYB1A1iUfZVWqYlJbGLx-XnHtyAa3CGnIksOACrp_e9b_GUuiC8IkQ7EcLCokZymnLj9MeByqi0RlNlq0OVYZWXmtDgsToR2SJibgvMVD8FKvSyTZCXCC_ziUB6D1oS76D1bxwTR71shJ_Guorcs09NB8M3DF8wvalhHSLU9w9zaPtmwyDsZSSth_GYg-EHeki8evahC5vPM3W0bjrh8788VZd3t4_1TO9ieN2zpMU27KMfp0VOBp25rqwz_7N-AehyTjo</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2130836978</pqid></control><display><type>article</type><title>A 14-bit 250 kS/s two-step inverter-based incremental Σ Δ ADC for CMOS image sensor in 0.18 μ m technology</title><source>Springer Nature</source><creator>Bisiaux, Pierre ; Lelandais-Perrault, Caroline ; Kolar, Anthony ; Filipe Vinci dos Santos ; Benabes, Philippe</creator><creatorcontrib>Bisiaux, Pierre ; Lelandais-Perrault, Caroline ; Kolar, Anthony ; Filipe Vinci dos Santos ; Benabes, Philippe</creatorcontrib><description>This paper presents a 14-bit Incremental Sigma-Delta (ΣΔ) analog-to-digital converter suitable for column wise integration in a CMOS image sensor. A two step conversion is performed to improve the conversion speed. As the same ΣΔ modulator is used for both steps, the overall complexity is reduced. Furthermore, the use of inverter-based amplifiers instead of operational transconductance amplifier facilitates the integration within the column pitch and decreases power consumption. MonteCarlo simulations have been done in order to validate the design of the inverter. The proposed ADC is designed in 0.18μm CMOS technology. The simulation is performed with a 1.8 V voltage supply, a 20 MHz system clock frequency and an oversampling ratio (OSR) of 70, and achieves a power consumption is 460μW, a SNDR of 85.4 dB at a sampling rate of 250 kS/s.</description><identifier>ISSN: 0925-1030</identifier><identifier>EISSN: 1573-1979</identifier><identifier>DOI: 10.1007/s10470-018-1238-x</identifier><language>eng</language><publisher>New York: Springer Nature B.V</publisher><subject>Analog to digital conversion ; Analog to digital converters ; CMOS ; Digital cameras ; Digital imaging ; Inverters ; Operational amplifiers ; Oversampling ; Power consumption ; Technology ; Transconductance</subject><ispartof>Analog integrated circuits and signal processing, 2018-01, Vol.97 (3), p.427-435</ispartof><rights>Copyright Springer Science & Business Media 2018</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27924,27925</link.rule.ids></links><search><creatorcontrib>Bisiaux, Pierre</creatorcontrib><creatorcontrib>Lelandais-Perrault, Caroline</creatorcontrib><creatorcontrib>Kolar, Anthony</creatorcontrib><creatorcontrib>Filipe Vinci dos Santos</creatorcontrib><creatorcontrib>Benabes, Philippe</creatorcontrib><title>A 14-bit 250 kS/s two-step inverter-based incremental Σ Δ ADC for CMOS image sensor in 0.18 μ m technology</title><title>Analog integrated circuits and signal processing</title><description>This paper presents a 14-bit Incremental Sigma-Delta (ΣΔ) analog-to-digital converter suitable for column wise integration in a CMOS image sensor. A two step conversion is performed to improve the conversion speed. As the same ΣΔ modulator is used for both steps, the overall complexity is reduced. Furthermore, the use of inverter-based amplifiers instead of operational transconductance amplifier facilitates the integration within the column pitch and decreases power consumption. MonteCarlo simulations have been done in order to validate the design of the inverter. The proposed ADC is designed in 0.18μm CMOS technology. The simulation is performed with a 1.8 V voltage supply, a 20 MHz system clock frequency and an oversampling ratio (OSR) of 70, and achieves a power consumption is 460μW, a SNDR of 85.4 dB at a sampling rate of 250 kS/s.</description><subject>Analog to digital conversion</subject><subject>Analog to digital converters</subject><subject>CMOS</subject><subject>Digital cameras</subject><subject>Digital imaging</subject><subject>Inverters</subject><subject>Operational amplifiers</subject><subject>Oversampling</subject><subject>Power consumption</subject><subject>Technology</subject><subject>Transconductance</subject><issn>0925-1030</issn><issn>1573-1979</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2018</creationdate><recordtype>article</recordtype><recordid>eNqNjk1OwzAQhS0EEuHnAOxGYm06EyfYWVYB1A1iUfZVWqYlJbGLx-XnHtyAa3CGnIksOACrp_e9b_GUuiC8IkQ7EcLCokZymnLj9MeByqi0RlNlq0OVYZWXmtDgsToR2SJibgvMVD8FKvSyTZCXCC_ziUB6D1oS76D1bxwTR71shJ_Guorcs09NB8M3DF8wvalhHSLU9w9zaPtmwyDsZSSth_GYg-EHeki8evahC5vPM3W0bjrh8788VZd3t4_1TO9ieN2zpMU27KMfp0VOBp25rqwz_7N-AehyTjo</recordid><startdate>20180101</startdate><enddate>20180101</enddate><creator>Bisiaux, Pierre</creator><creator>Lelandais-Perrault, Caroline</creator><creator>Kolar, Anthony</creator><creator>Filipe Vinci dos Santos</creator><creator>Benabes, Philippe</creator><general>Springer Nature B.V</general><scope>7SP</scope><scope>7TG</scope><scope>8FD</scope><scope>KL.</scope><scope>L7M</scope></search><sort><creationdate>20180101</creationdate><title>A 14-bit 250 kS/s two-step inverter-based incremental Σ Δ ADC for CMOS image sensor in 0.18 μ m technology</title><author>Bisiaux, Pierre ; Lelandais-Perrault, Caroline ; Kolar, Anthony ; Filipe Vinci dos Santos ; Benabes, Philippe</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-proquest_journals_21308369783</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2018</creationdate><topic>Analog to digital conversion</topic><topic>Analog to digital converters</topic><topic>CMOS</topic><topic>Digital cameras</topic><topic>Digital imaging</topic><topic>Inverters</topic><topic>Operational amplifiers</topic><topic>Oversampling</topic><topic>Power consumption</topic><topic>Technology</topic><topic>Transconductance</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Bisiaux, Pierre</creatorcontrib><creatorcontrib>Lelandais-Perrault, Caroline</creatorcontrib><creatorcontrib>Kolar, Anthony</creatorcontrib><creatorcontrib>Filipe Vinci dos Santos</creatorcontrib><creatorcontrib>Benabes, Philippe</creatorcontrib><collection>Electronics & Communications Abstracts</collection><collection>Meteorological & Geoastrophysical Abstracts</collection><collection>Technology Research Database</collection><collection>Meteorological & Geoastrophysical Abstracts - Academic</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Analog integrated circuits and signal processing</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Bisiaux, Pierre</au><au>Lelandais-Perrault, Caroline</au><au>Kolar, Anthony</au><au>Filipe Vinci dos Santos</au><au>Benabes, Philippe</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 14-bit 250 kS/s two-step inverter-based incremental Σ Δ ADC for CMOS image sensor in 0.18 μ m technology</atitle><jtitle>Analog integrated circuits and signal processing</jtitle><date>2018-01-01</date><risdate>2018</risdate><volume>97</volume><issue>3</issue><spage>427</spage><epage>435</epage><pages>427-435</pages><issn>0925-1030</issn><eissn>1573-1979</eissn><abstract>This paper presents a 14-bit Incremental Sigma-Delta (ΣΔ) analog-to-digital converter suitable for column wise integration in a CMOS image sensor. A two step conversion is performed to improve the conversion speed. As the same ΣΔ modulator is used for both steps, the overall complexity is reduced. Furthermore, the use of inverter-based amplifiers instead of operational transconductance amplifier facilitates the integration within the column pitch and decreases power consumption. MonteCarlo simulations have been done in order to validate the design of the inverter. The proposed ADC is designed in 0.18μm CMOS technology. The simulation is performed with a 1.8 V voltage supply, a 20 MHz system clock frequency and an oversampling ratio (OSR) of 70, and achieves a power consumption is 460μW, a SNDR of 85.4 dB at a sampling rate of 250 kS/s.</abstract><cop>New York</cop><pub>Springer Nature B.V</pub><doi>10.1007/s10470-018-1238-x</doi></addata></record>
fulltext	fulltext
identifier	ISSN: 0925-1030
ispartof	Analog integrated circuits and signal processing, 2018-01, Vol.97 (3), p.427-435
issn	0925-1030 1573-1979
language	eng
recordid	cdi_proquest_journals_2130836978
source	Springer Nature
subjects	Analog to digital conversion Analog to digital converters CMOS Digital cameras Digital imaging Inverters Operational amplifiers Oversampling Power consumption Technology Transconductance
title	A 14-bit 250 kS/s two-step inverter-based incremental Σ Δ ADC for CMOS image sensor in 0.18 μ m technology
url	http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-30T22%3A55%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%2014-bit%20250%20kS/s%20two-step%20inverter-based%20incremental%20%CE%A3%20%CE%94%20ADC%20for%20CMOS%20image%20sensor%20in%200.18%20%CE%BC%20m%20technology&rft.jtitle=Analog%20integrated%20circuits%20and%20signal%20processing&rft.au=Bisiaux,%20Pierre&rft.date=2018-01-01&rft.volume=97&rft.issue=3&rft.spage=427&rft.epage=435&rft.pages=427-435&rft.issn=0925-1030&rft.eissn=1573-1979&rft_id=info:doi/10.1007/s10470-018-1238-x&rft_dat=%3Cproquest%3E2130836978%3C/proquest%3E%3Cgrp_id%3Ecdi_FETCH-proquest_journals_21308369783%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2130836978&rft_id=info:pmid/&rfr_iscdi=true